A 500k event/sec 12-bit ADC system with high-speed buffered PCI interface
Journal Article
·
· IEEE Transactions on Nuclear Science
- Boston Univ., MA (United States). Dept. of Physics
A low-cost replacement for popular LeCroy 2249-series charge-integrating ADCs with more than 100 times faster data throughput is designed and tested. The A/D converter chips used in the design provide 700 ns conversion time. Parallel 25 MHz/32-bit bus made of a twisted pair ribbon cable connected to a high-speed buffered PCI interface is capable of 100 MByte/s data transfer to an ordinary IBM PC. The front-end of each ADC channel is equipped with a unipolar Baseline Restoration Circuit allowing use of AC coupling at very high signal rates (RF preamplifiers, HV decoupled signal sources like PMTs, wire chambers, etc.). Developed for positron Emission Tomography, the system could also be used for a range of High Energy Physics applications, Spectroscopy, Medical Imaging and others where high event rate occurs.
- OSTI ID:
- 679592
- Report Number(s):
- CONF-981110--
- Journal Information:
- IEEE Transactions on Nuclear Science, Journal Name: IEEE Transactions on Nuclear Science Journal Issue: 3Pt1 Vol. 46; ISSN 0018-9499; ISSN IETNAE
- Country of Publication:
- United States
- Language:
- English
Similar Records
Ultra-linear, 14-bit spectroscopy ADC
Corrected RMS Error and Effective Number of Bits for Sinewave ADC Tests
3-bit, 8 GSPS flash ADC
Conference
·
Sat Mar 31 23:00:00 EST 1990
· IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (USA)
·
OSTI ID:6587432
Corrected RMS Error and Effective Number of Bits for Sinewave ADC Tests
Conference
·
Thu Feb 28 23:00:00 EST 2002
·
OSTI ID:793153
3-bit, 8 GSPS flash ADC
Book
·
Mon Dec 30 23:00:00 EST 1996
·
OSTI ID:536176