SPRINT: The Systolic Processor with a Reconfigurable Interconnection Network of Transputers
Conference
·
OSTI ID:6778487
The Systolic Processor with a Reconfigurable Interconnection Network of Transputers (SPRINT) is a sixty-four-processor multiprocessor developed at Lawrence Livermore National Laboratory for experimentally evaluating systolic algorithms and architectures. This paper describes the architecture of the SPRINT and several algorithms which have been executed on it.
- Research Organization:
- Lawrence Livermore National Lab., CA (USA)
- DOE Contract Number:
- W-7405-ENG-48
- OSTI ID:
- 6778487
- Report Number(s):
- UCRL-96613; CONF-870552-2; ON: DE87009563
- Country of Publication:
- United States
- Language:
- English
Similar Records
SPRINT - The systolic processor with a reconfigurable interconnection network of transputers
A systolic array for efficient matrix-matrix multiplication. [SPRINT]
A systolic array for efficient execution of the radon and inverse radon transforms
Conference
·
Sat Aug 01 00:00:00 EDT 1987
· IEEE Trans. Nucl. Sci.; (United States)
·
OSTI ID:5507852
A systolic array for efficient matrix-matrix multiplication. [SPRINT]
Conference
·
Sat Feb 28 23:00:00 EST 1987
·
OSTI ID:6315144
A systolic array for efficient execution of the radon and inverse radon transforms
Conference
·
Thu Aug 11 00:00:00 EDT 1988
·
OSTI ID:6487958