High density electronic circuit and process for making
Patent
·
OSTI ID:6325790
High density circuits with posts that protrude beyond one surface of a substrate to provide easy mounting of devices such as integrated circuits are disclosed. The posts also provide stress relief to accommodate differential thermal expansion. The process allows high interconnect density with fewer alignment restrictions and less wasted circuit area than previous processes. The resulting substrates can be test platforms for die testing and for multi-chip module substrate testing. The test platform can contain active components and emulate realistic operational conditions, replacing shorts/opens net testing. 8 figs.
- Sponsoring Organization:
- DOE; USDOE, Washington, DC (United States)
- DOE Contract Number:
- AC04-94AL85000
- Assignee:
- Sandia Corp., Albuquerque, NM (United States)
- Patent Number(s):
- A; US 5918153
- Application Number:
- PPN: US 8-715659
- OSTI ID:
- 6325790
- Country of Publication:
- United States
- Language:
- English
Similar Records
High density electronic circuit and process for making
L-connect routing of die surface pads to the die edge for stacking in a 3D array
Attachment method for stacked integrated circuit (IC) chips
Patent
·
Thu Dec 31 23:00:00 EST 1998
·
OSTI ID:872364
L-connect routing of die surface pads to the die edge for stacking in a 3D array
Patent
·
Mon Mar 06 23:00:00 EST 2000
·
OSTI ID:20015695
Attachment method for stacked integrated circuit (IC) chips
Patent
·
Tue Aug 03 00:00:00 EDT 1999
·
OSTI ID:678611