Modeling and performance analysis of single-bus tightly-coupled multiprocessors
Journal Article
·
· IEEE Trans. Comput.; (United States)
A single-bus tightly-coupled multiprocessor is a distributed computing system characterized by having a single shared data path, physically close juxtaposition of the processors, and a globally accessible memory that is used for interprocessor communication. The authors present a hierarchical stochastic queueing model for such a computer organization. This multiprocessor model consists of a set of processing elements (PE's) and a single queue/server pair representing the shared memory. Their model takes into account not only global system behavior, but also behavior of tasks on each processing element and probabilistic task migration among the PE's. They show that through the use of repeated aggregation, each PE can be treated as a queue/state dependent server pair. This reduction results in an immense simplification of the model. A CPU sensitivity analysis is done on this reduced model. It is shown that at high CPU service rates, varying the CPU speed has a negligible effect on the server's state dependent service rate, whereas at low CPU service rates, varying the CPU speed has an effect that depends on the local branching probabilities. Global performance metrics are then obtained based on this reduction.
- Research Organization:
- Dept. of Electrical and Computer Engineering, Illinois Institute of Technology, Chicago, IL (US)
- OSTI ID:
- 6024651
- Journal Information:
- IEEE Trans. Comput.; (United States), Journal Name: IEEE Trans. Comput.; (United States) Vol. 38:3; ISSN ITCOB
- Country of Publication:
- United States
- Language:
- English
Similar Records
Modeling and analysis of single bus tightly coupled multiprocessors
Utilizing a multiprocessor architecture - The performance of MIDAS
Bus and cache memory organizations for multiprocessors
Thesis/Dissertation
·
Tue Dec 31 23:00:00 EST 1985
·
OSTI ID:6895998
Utilizing a multiprocessor architecture - The performance of MIDAS
Journal Article
·
Sat Oct 01 00:00:00 EDT 1983
· IEEE Trans. Nucl. Sci.; (United States)
·
OSTI ID:5001511
Bus and cache memory organizations for multiprocessors
Thesis/Dissertation
·
Sat Dec 31 23:00:00 EST 1988
·
OSTI ID:6090038