Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

First level calorimeter trigger system for the Large Hadron Collider

Conference · · IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (United States)
OSTI ID:5946201
 [1]; ; ; ;  [2]; ; ; ; ; ;  [3]
  1. Univ. of London (United Kingdom). Queen Mary and Westfield Coll.
  2. Rutherford Appleton Lab. (United Kingdom)
  3. Univ. of Birmingham (United Kingdom)
As part of an R and D project to study first-level calorimeter triggers for LHC, the authors have designed an Application Specific integrated Circuit (ASIC) which will search for candidate electromagnetic (EM) clusters associated with a particular cell from a 4 x 4 area of the calorimeter. The ASIC takes in sixteen (4 x 4) 8-bit digitized signals from the calorimeter and will provide two results: (1) a flag to indicate the presence of an EM cluster.;(2) a sum over the 4 x 4 area which will be used in the subsequent logic in the trigger system to search for jets and to calculate missing transverse energy. In LHC the bunch-crossing period is 15 ns, and therefore the logic is implemented on the ASIC using a pipelined architecture, with pipeline steps of 15 ns. The algorithm has been implemented on a 0.8 micron CMOS gate array, and is packaged in a 179 pin ceramic Pin Grid Array. The ASIC has been tested above the full operating frequency of 67 MHz.
OSTI ID:
5946201
Report Number(s):
CONF-921005--
Conference Information:
Journal Name: IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (United States) Journal Volume: 40:4 part 1
Country of Publication:
United States
Language:
English