Design of a FASTCAMAC crate controller
Conference
·
OSTI ID:577681
FASTCAMAC is an extension of the CAMAC standard providing a high speed block transfer protocol which can increase the CAMAC transfer rate to as high as 60 megabytes per second. It offers the capability of highspeed data transfers where conventional CAMAC was though to be too slow. FASTCAMAC is completely compatible with standard CAMAC. Old and new FASTCAMAC modules can be mixed in the same crate. The initial work on FASTCAMAC was supported by a USDOE STTR (Small Business Technology Transfer) grant to Jorway Corporation, LeCroy Corporation and Yale University. This paper describes a design implementation for a CAMAC crate controller which supports normal as well as FASTCAMAC operations for Level 1 and Level 2, 32 and 48 bit dataway transfer widths, and Multiple Module Transfers. The controller bus port is Fast Wide SCSI with transfer rates to 40 megabytes per second.
- OSTI ID:
- 577681
- Report Number(s):
- CONF-970565--
- Country of Publication:
- United States
- Language:
- English
Similar Records
CAMAC serial crate controller for the Tevatron accelerator
Preliminary specification for FASTCAMAC
Auxiliary/master microprocessor CAMAC crate controller applications
Conference
·
Mon Jun 01 00:00:00 EDT 1981
· IEEE Trans. Nucl. Sci.; (United States)
·
OSTI ID:5140878
Preliminary specification for FASTCAMAC
Conference
·
Mon Dec 30 23:00:00 EST 1996
·
OSTI ID:513018
Auxiliary/master microprocessor CAMAC crate controller applications
Conference
·
Sat Jan 31 23:00:00 EST 1976
· IEEE Trans. Nucl. Sci., v. NS-23, no. 1, pp. 452-455
·
OSTI ID:4056040