Comparative analysis of multistage interconnection networks
Thesis/Dissertation
·
OSTI ID:5575789
This thesis provides a comparative analysis of various interconnection networks and multiprocessor systems. The principal interest is in the analysis of the reliability and composite measures of performance and reliability of interconnection networks that connect processors to memories in large multiprocessor systems. Specifically, the Shuffle-Exchange multistage interconnection Network (SEN) and its variants are evaluated and compared. Comparison is based on reliability, composite measures of performance and reliability, and cost. Closed-form expressions for the computation of the available bandwidth for multiprocessor systems with a capability for graceful degradation are developed. Then, the time-dependent reliability of the SEN and three fault-tolerant schemes aimed at improving system reliability are examined. These schemes are the redundant network, the extra-stage network, and the network augmented with intrastage links. Upper and lower bounds useful for the analysis of larger SEN+ and ASEN networks are derived. Numerical results for networks as large as 1024 {times} 1024 are provided. In the last chapter, performability analysis of a complete multiprocessor system is conducted.
- Research Organization:
- Duke Univ., Durham, NC (USA)
- OSTI ID:
- 5575789
- Country of Publication:
- United States
- Language:
- English
Similar Records
Fault tolerance in multistage interconnection network-based multicomputer systems
Failure dependent performance analysis of a fault-tolerant multistage interconnection network
A reconfigurable tree architecture with multistage interconnection network
Thesis/Dissertation
·
Wed Dec 31 23:00:00 EST 1986
·
OSTI ID:5705671
Failure dependent performance analysis of a fault-tolerant multistage interconnection network
Journal Article
·
Thu Nov 30 23:00:00 EST 1989
· IEEE (Institute of Electrical and Electronics Engineers) Transactions on Computers; (USA)
·
OSTI ID:6996277
A reconfigurable tree architecture with multistage interconnection network
Journal Article
·
Fri Nov 30 23:00:00 EST 1990
· IEEE Transactions on Computers (Institute of Electrical and Electronics Engineers); (USA)
·
OSTI ID:5903386