Synchronizing large vlsi processor arrays
Book
·
OSTI ID:5290926
Highly parallel VLSI computing structures consist of many processing elements operating simultaneously. In order for such processing elements to communicate among themselves, some provision must be made for synchronization of data transfer. The simplest means of synchronization is the use of a global clock. Unfortunately, large clocked systems can be difficult to implement because of the inevitable problem of clock skews and delays, which can be especially acute in VLSI systems as feature sizes shrink. For the near term, good engineering and technology improvements can be expected to maintain the feasibility of clocking in such systems; however, clock distribution problems crop up in any technology as systems grow. An alternative means of enforcing necessary synchronization is the use of self-timed, asynchronous schemes, at the cost of increased design complexity and hardware cost. Realizing that different circumstances call for different synchronization methods, this paper provides a spectrum of synchronization models; based on the assumptions made for each model, theoretical lower bounds on clock skew are derived, and appropriate or best-possible synchronization schemes for large processor arrays are proposed. 11 references.
- OSTI ID:
- 5290926
- Country of Publication:
- United States
- Language:
- English
Similar Records
Synchronizing large systolic arrays
Clocking and synchronization circuits in multiprocessor systems
Implementation issues for algorithmic VLSI processor arrays
Technical Report
·
Wed Mar 31 23:00:00 EST 1982
·
OSTI ID:6755566
Clocking and synchronization circuits in multiprocessor systems
Thesis/Dissertation
·
Sat Dec 31 23:00:00 EST 1988
·
OSTI ID:6223195
Implementation issues for algorithmic VLSI processor arrays
Thesis/Dissertation
·
Sat Dec 31 23:00:00 EST 1983
·
OSTI ID:5568937