Fault tolerant hypercube computer system architecture
This patent describes a fault-tolerant multi-processor computer system of the hypercube type. It comprises: a plurality of first computing nodes; a first network of message conducting path means for interconnecting the first computing nodes as a hypercube. The first network providing a path for message transfer between the first computing nodes; a first watch dog node; and, a second network of message conducting path means for directly connecting each of the first computing nodes to the first watch dog node independent from the first network. The second network providing an independent path for test message and reconfiguration affecting transfers between respective ones of the first computing nodes and the first watch dog node.
- Assignee:
- Administrator of the National Aeronautics and Space Administration, Washington, DC
- Patent Number(s):
- US 4868818
- Application Number:
- PPN: US 7113956A
- OSTI ID:
- 5242528
- Country of Publication:
- United States
- Language:
- English
Similar Records
Algorithm-based fault tolerance on a hypercube multiprocessor
Designing and reconfiguring fault-tolerant multiprocessor systems