Method of fabricating integrated circuit structure having CMOS and bipolar devices
Patent
·
OSTI ID:5237979
An improved method is described for isolating active devices in an integrated circuit structure containing both CMOS and bipolar devices to simultaneously form channel stops to separate CMOS channels from adjacent CMOS channels and isolation regions to separate bipolar devices from adjoining CMOS devices as well as to separate adjacent bipolar devices from one another comprises: implanting, into a substrate having field oxide portions previously grown thereon, impurities capable of forming one or more channel stops and isolation regions at an energy level sufficiently high to permit penetration of the impurities through unmasked portions of the field oxide.
- Assignee:
- Advanced Micro Devices, Inc., Sunnyvale, CA
- Patent Number(s):
- US 4604790
- OSTI ID:
- 5237979
- Country of Publication:
- United States
- Language:
- English
Similar Records
Solar powered circuit having cmos and bipolar transistors
Latch-up resistant CMOS structure for VLSI including retrograded wells
Fabrication method for a component having magnetic and non-magnetic dual phases
Patent
·
Tue Jun 11 00:00:00 EDT 1985
·
OSTI ID:6466407
Latch-up resistant CMOS structure for VLSI including retrograded wells
Patent
·
Tue Jul 28 00:00:00 EDT 1987
·
OSTI ID:6133016
Fabrication method for a component having magnetic and non-magnetic dual phases
Patent
·
Tue Mar 12 00:00:00 EDT 2024
·
OSTI ID:2541953