APRIL: A processor architecture for multiprocessing. Technical report
Technical Report
·
OSTI ID:5217066
Processors in large scale multiprocessors must be able to tolerate large communication latencies and synchronization delays. This paper describes the architecture of a rapid-context-switching processor called APRIL with support for fine-grain threads and synchronization. APRIL achieves high single-thread performance and supports virtual dynamic threads. A commercial RISC-based implementation of APRIL and a run time software system that can switch contexts in about 10 cycles is described. Measurements taken for several parallel applications on an APRIL simulator show that the overhead for supporting parallel tasks based on futures is reduced by a factor of two over a corresponding implementation on the Encore Multimax. The scalability of a multiprocessor based on APRIL is explored using a performance model. The authors show that the SPARC-based implementation of APRIL can achieve close to 80% processor utilization with as few as three resident threads per processor in a large-scale cache-based machine with an average base network latency of 55 cycles.
- Research Organization:
- Massachusetts Inst. of Tech., Cambridge, MA (United States). Lab. for Computer Science
- OSTI ID:
- 5217066
- Report Number(s):
- AD-A-237476/7/XAB; MIT/LCS/TM--450; CNN: N00014-87-K-0825
- Country of Publication:
- United States
- Language:
- English
Similar Records
Experimental study of methods for parallel preconditioned Krylov methods. Research report
The Cerberus multiprocessor simulator. [RISC architecture]
Two fundamental issues in multiprocessing. Technical report
Technical Report
·
Wed Jun 01 00:00:00 EDT 1988
·
OSTI ID:6566518
The Cerberus multiprocessor simulator. [RISC architecture]
Conference
·
Thu Dec 31 23:00:00 EST 1987
·
OSTI ID:5668225
Two fundamental issues in multiprocessing. Technical report
Technical Report
·
Thu Oct 01 00:00:00 EDT 1987
·
OSTI ID:7043380