Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

ADDER CIRCUIT

Patent ·
OSTI ID:4260023
An improved parallel addition unit is described which is especially adapted for use in electronic digital computers and characterized by propagation of the carry signal through each of a plurality of denominationally ordered stages within a minimum time interval. In its broadest aspects, the invention incorporates a fast multistage parallel digital adder including a plurality of adder circuits, carry-propagation circuit means in all but the most significant digit stage, means for conditioning each carry-propagation circuit during the time period in which information is placed into the adder circuits, and means coupling carry-generation portions of thc adder circuit to the carry propagating means.
Research Organization:
Originating Research Org. not identified
NSA Number:
NSA-13-013509
Assignee:
U.S. Atomic Energy Commission
Patent Number(s):
US 2869786
OSTI ID:
4260023
Country of Publication:
United States
Language:
English

Similar Records

HIGH-SPEED TRANSISTORIZED ADDER FOR A DIGITAL COMPUTER
Journal Article · Wed Nov 30 23:00:00 EST 1960 · IRE Trans. on Electronic Computers · OSTI ID:4080441

MULTIPLE INPUT BINARY ADDER EMPLOYING MAGNETIC DRUM DIGITAL COMPUTING APPARATUS
Patent · Wed Nov 30 23:00:00 EST 1960 · OSTI ID:4076800

A novel adder by using the unidirectional CIL
Conference · Thu Feb 28 23:00:00 EST 1985 · IEEE Trans. Magn.; (United States) · OSTI ID:6212306