THE ARITHMETIC UNIT. Report No. 92
Technical Report
·
OSTI ID:4237024
S>Design details of an asynchronous arithmetic unit using logical elements are given. The unit is not too expensive and high speed operation is possible. The unit is designed primarily for floating point operations with the additionai requirement that the accumulator should hold results to double precision. Double precision operations are fairly easy to code. (W.D.M.)
- Research Organization:
- Illinois. Univ., Urbana. Digital Computer Lab.
- NSA Number:
- NSA-13-021298
- OSTI ID:
- 4237024
- Report Number(s):
- AECU-4318
- Country of Publication:
- United States
- Language:
- English
Similar Records
CADAC: a controlled-precision decimal arithmetic unit
A pipelined 50-MHz CMOS 64-bit floating-point arithmetic processor
Floating-point arithmetic unit for pro-log based control systems
Journal Article
·
Thu Mar 31 23:00:00 EST 1983
· IEEE Trans. Comput.; (United States)
·
OSTI ID:5342548
A pipelined 50-MHz CMOS 64-bit floating-point arithmetic processor
Journal Article
·
Sun Oct 01 00:00:00 EDT 1989
· IEEE Journal of Solid-State Circuits (Institute of Electrical and Electronics Engineers); (USA)
·
OSTI ID:7131067
Floating-point arithmetic unit for pro-log based control systems
Technical Report
·
Sat Dec 31 23:00:00 EST 1977
·
OSTI ID:5206797