skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Design of a digital logarithmic ratemeter circuit

Journal Article · · IEEE Trans. Nucl. Sci., v. NS-22, no. 3, pp. 1952-1957

The state of a binary counter that has accumulated pulses is digitally converted to a logarithmic representation to base 2. The characteristic is determined by a shift register which locates the leading bit. A 3-bit mantissa over a factor of 2 is generated by a logic look-up table from the second to the fifth most significant bits. The root mean square error in the mantissa is 2.7 percent and the maximum error is 6.6 percent. The output signal is derived from a digital-to-analog converter. In a particular application where the analog output is displayed on a 5-decade scale for counting rates from 0.1 s$sup -1$ to 10$sup 4$ s$sup -1$, the maximum error from conversion is less than 1 percent of full-scale reading. Up to 8 decades may be displayed. The minimum counts to be accumulated before conversion, and hence the statistical accuracy, may be preset. The shortest counting time is 5s but longer times, up to 640s, are automatically allowed in order to satisfy a preset count limit. The circuit described here has been developed for use with a monitor that measures the concentration of tritiated water vapor in the air using a plastic scintillator flow counter.

Research Organization:
Chalk River Nuclear Labs., Ont.
Sponsoring Organization:
USDOE
NSA Number:
NSA-33-029444
OSTI ID:
4047296
Journal Information:
IEEE Trans. Nucl. Sci., v. NS-22, no. 3, pp. 1952-1957, Other Information: Orig. Receipt Date: 30-JUN-76
Country of Publication:
United States
Language:
English