Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

A Soft Error Tolerant Flip-Flop for eFPGA Configuration Hardening in 22nm FinFET Process

Conference ·
OSTI ID:2563965
 [1];  [2];  [2];  [3];  [2];  [2]
  1. Sandia National Laboratories (SNL-NM), Albuquerque, NM (United States)
  2. Carnegie Mellon University
  3. Intel Corporation
Research Organization:
Sandia National Laboratories (SNL-NM), Albuquerque, NM (United States)
Sponsoring Organization:
Other (DoD); Other (Air Force)
DOE Contract Number:
NA0003525
OSTI ID:
2563965
Report Number(s):
SAND2024-04396C
Country of Publication:
United States
Language:
English

Similar Records

Design and Evaluation of Flip-Flops for eFPGA Configuration Hardening
Conference · Sun Sep 01 00:00:00 EDT 2024 · OSTI ID:2563942

A Soft-Error Hardened by Design MicroprocessorImplemented in Bulk 12-nm FINFET CMOS.
Conference · Mon Nov 01 00:00:00 EDT 2021 · OSTI ID:1899521

Soft error characterization of D-FFs at the 5-nm bulk FinFET technology for the terrestrial environment.
Conference · Mon Jan 31 23:00:00 EST 2022 · OSTI ID:2001731

Related Subjects