Evaluating the Performance of Integer Sum Reduction on an Intel GPU
- ORNL
Sum reduction is a primitive operation in parallel computing while SYCL is a promising heterogeneous programming language. In this paper, we describe the SYCL implementations of integer sum reduction using atomic functions, shared local memory, vectorized memory accesses, and parameterized workload sizes. Evaluating the reduction kernels shows that we can achieve 1.4X speedup over the open-source implementations of sum reduction for a sufficiently large number of integers on an Intel integrated GPU.
- Research Organization:
- Oak Ridge National Laboratory (ORNL), Oak Ridge, TN (United States)
- Sponsoring Organization:
- USDOE; USDOE Office of Science (SC)
- DOE Contract Number:
- AC05-00OR22725
- OSTI ID:
- 1840205
- Country of Publication:
- United States
- Language:
- English
Similar Records
Evaluating the Performance of Integer Sum Reduction in SYCL on GPUs
Exploring Integer Sum Reduction using Atomics on Intel CPU
Population Count on IntelĀ® CPU, GPU, and FPGA
Conference
·
Sun Aug 01 00:00:00 EDT 2021
·
OSTI ID:1840191
Exploring Integer Sum Reduction using Atomics on Intel CPU
Conference
·
Mon May 13 00:00:00 EDT 2019
·
OSTI ID:1515074
Population Count on IntelĀ® CPU, GPU, and FPGA
Conference
·
Tue Dec 31 23:00:00 EST 2019
·
OSTI ID:1804082