Register-Like Block RAM with Boundary Coverage and Its Applications for High Energy Physics Trigger Systems
Conference
·
OSTI ID:1833520
- Fermilab
In high energy physics experiment trigger systems, block memories are utilized for various purposes, especially in binned searching algorithms. In these algorithms, the storages are demanded to perform like a large set of registers. The writing and reading operation must be performed in single clock cycle and once an event is processed, the memory must be globally reset. These demands can be fulfilled with registers but the cost of using registers for large memory is unaffordable. Another common requirement is the boundary coverage feature during reading process. When a memory bin is addressed, the stored contents in the addressed bin and its neighboring bin must be output simultaneously. In this paper, a register-like block memory design scheme is described, which allows updating memory locations in single clock cycle, reading two adjacent bins and effectively refreshing entire memory within a single clock. The implementation and test results are presented.
- Research Organization:
- Fermi National Accelerator Laboratory (FNAL), Batavia, IL (United States)
- Sponsoring Organization:
- USDOE Office of Science (SC), High Energy Physics (HEP) (SC-25)
- DOE Contract Number:
- AC02-07CH11359
- OSTI ID:
- 1833520
- Report Number(s):
- FERMILAB-CONF-18-822-E; oai:inspirehep.net:1914515
- Country of Publication:
- United States
- Language:
- English
Similar Records
Register-Like Storage Block Used as Histograms, Cluster Buffers, and Hough Transform Accumulators for HEP Trigger Systems
Register-Like Block RAM: Implementation, Testing in FPGA and Applications for High Energy Physics Trigger Systems
New register file structure for the high-speed microprocessor
Journal Article
·
Tue May 17 20:00:00 EDT 2022
· IEEE Transactions on Nuclear Science
·
OSTI ID:1834174
Register-Like Block RAM: Implementation, Testing in FPGA and Applications for High Energy Physics Trigger Systems
Conference
·
Thu Dec 31 23:00:00 EST 2020
·
OSTI ID:1827389
New register file structure for the high-speed microprocessor
Journal Article
·
Fri Oct 01 00:00:00 EDT 1982
· IEEE J. Solid-State Circuits; (United States)
·
OSTI ID:6153150