Controlling accesses to a branch prediction unit for sequences of fetch groups
An electronic device handles accesses of a branch prediction functional block when executing instructions in program code. The electronic device includes a processor having the branch prediction functional block that provides branch prediction information for control transfer instructions (CTIs) in the program code and a minimum predictor use (MPU) functional block. The MPU functional block determines, based on a record associated with a given fetch group of instructions, that a specified number of subsequent fetch groups of instructions that were previously determined to include no CTIs or conditional CTIs that were not taken are to be fetched for execution in sequence following the given fetch group. The MPU functional block then, when each of the specified number of the subsequent fetch groups is fetched and prepared for execution, prevents corresponding accesses of the branch prediction functional block for acquiring branch prediction information for instructions in that subsequent fetch group.
- Research Organization:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC52-07NA27344
- Assignee:
- Advanced Micro Devices, Inc. (Santa Clara, CA)
- Patent Number(s):
- 10,853,075
- Application Number:
- 16/725,203
- OSTI ID:
- 1771691
- Country of Publication:
- United States
- Language:
- English
Loop Termination Prediction
|
book | December 1999 |
Power-aware branch prediction: characterization and design
|
journal | January 2004 |
Fine-Grain Power Breakdown of Modern Out-of-Order Cores and Its Implications on Skylake-Based Systems
|
journal | December 2016 |
Similar Records
Controlling prediction functional blocks used by a branch predictor in a processor
Branch classification: A new mechanism for improving branch predictor performance