LP-BNN: Ultra-low-Latency BNN Inference with Layer Parallelism

Conference · Thu Sep 05 04:00:00 EDT 2019

DOI:https://doi.org/10.1109/ASAP.2019.00-43· OSTI ID:1765112

Geng, Tong ^[1]; Wang, Tianqi ^[1]; Wu, Chunshu ^[1]; Song, Shuaiwen ^[2]; Li, Ang ^[2]; Herbordt, Martin ^[1]

---

1. Boston University
2. BATTELLE (PACIFIC NW LAB)

High inference latency seriously limits the deployment of DNNs in real-time domains such as autonomous driving, robotic control, and many others. To address this emerging challenge, researchers have proposed approximate DNNs with reduced precision, e.g., Binarized Neural Networks (BNNs). While BNNs can be built to have little loss in accuracy, latency reduction still has much room for improvement. In this paper, we propose a single-FPGA-based BNN accelerator that achieves microsecond-level ultra-low-latency inference of ImageNet, LP- BNN. We obtain this performance via several design optimizations. First, we optimize the network structure by removing Batch Normalization (BN) functions which leads to significant latency in BNNs without any loss on accuracy. Second, we propose a parameterized architecture which is based on layer parallelism and supports nearly perfect load balancing for various types of BNNs. Third, we fuse all the convolution layers and the first fully connected layer. We process them in parallel through fine- grained inter-layer pipelining. With our proposed accelerator, the inference of binarized AlexNet, VGGNet, and ResNet are completed within 21.5µs, 355µs, and 67.8µs respectively, with no loss in accuracy as compared with other BNN implementations.

• Research Organization: Pacific Northwest National Laboratory (PNNL), Richland, WA (United States)
• Sponsoring Organization: USDOE
• DOE Contract Number: AC05-76RL01830
• OSTI ID: 1765112
• Report Number(s): PNNL-SA-143161
• Country of Publication: United States
• Language: English