Understanding Quantum Control Processor Capabilities and Limitations through Circuit Characterization
- Lawrence Berkeley National Lab. (LBNL), Berkeley, CA (United States)
Continuing the scaling of quantum computers hinges on building classical control hardware pipelines that are scalable, extensible, and provide real time response. The instruction set architecture (ISA) of the control processor provides functional abstractions that map high-level semantics of quantum programming languages to low-level pulse generation by hardware. Here, we provide a methodology to quantitatively assess the effectiveness of the ISA to encode quantum circuits for intermediate-scale quantum devices with O(102) qubits. The characterization model that we define reflects performance, the ability to meet timing constraint implications, scalability for future quantum chips, and other important considerations making them useful guides for future designs. Using our methodology, we propose scalar (QUASAR) and vector (qV) quantum ISAs as extensions and compare them with other ISAs in metrics such as circuit encoding efficiency, the ability to meet real-time gate cycle requirements of quantum chips, and the ability to scale to more qubits.
- Research Organization:
- Lawrence Berkeley National Lab. (LBNL), Berkeley, CA (United States)
- Sponsoring Organization:
- USDOE Office of Science (SC), Advanced Scientific Computing Research (ASCR)
- DOE Contract Number:
- AC02-05CH11231
- OSTI ID:
- 1721660
- Journal Information:
- 2020 International Conference on Rebooting Computing (ICRC), Vol. 2020; Conference: 5.International Conference on Rebooting Computing (ICRC), Atlanta (held virtually), GA (United States), 1-3 Dec 2020
- Country of Publication:
- United States
- Language:
- English
Similar Records
Traversable wormhole dynamics on a quantum processor