Memory cell comprising coupled Josephson junctions

Braiman, Yehuda; Imam, Neena; Neschke, Brendan

Memory cell comprising coupled Josephson junctions

Patent · Mon Dec 23 23:00:00 EST 2019

OSTI ID:1600435

Braiman, Yehuda; Imam, Neena; Neschke, Brendan

Methods and apparatus are disclosed for operating a memory cell formed from the plurality of coupled Josephson junctions. The memory cell is configured such that applying an electrical signal to the junctions can cause at least one, but not all, of the junctions to change their respective phase states. Subsequent writes to the memory cell using substantially the same electrical pulse do not change the phase state of the plurality of junctions. The memory cell can be ready by providing another electrical pulse to one of the junctions and receiving an output electrical pulse generated in response by a different Josephson junction of the memory cell. A set of phase states are selected to represent the logic values that are stable across anticipated operating conditions for the memory cell. Methods of selecting electrical parameters and manufacturing memory cells are further disclosed.

View Patent

Research Organization:: Oak Ridge National Laboratory (ORNL), Oak Ridge, TN (United States)

Sponsoring Organization:: USDOE

DOE Contract Number:: AC05-00OR22725

Assignee:: UT-Battelle, LLC (Oak Ridge, TN); University of Tennessee Research Foundation (Knoxville, TN)

Patent Number(s):: 10,516,089

Application Number:: 15/726,173

OSTI ID:: 1600435

Country of Publication:: United States

Language:: English

References (31)

Josephson Microprocessors Hasuo, S. The New Superconducting Electronics, Vol. 251, p. 363-399 https://doi.org/10.1007/978-94-011-1918-4_12	book	December 1992
Magnetic Josephson Junction Technology for Digital and Memory Applications Ryazanov, Valery V.; Bol’ginov, Vitaly V.; Sobanin, Danila S. Physics Procedia, Vol. 36 https://doi.org/10.1016/j.phpro.2012.06.126	journal	January 2012
Parameter optimization for transitions between memory states in small arrays of Josephson junctions Rezac, J. D.; Imam, N.; Braiman, Y. Physica A: Statistical Mechanics and its Applications, Vol. 474 https://doi.org/10.1016/j.physa.2017.01.044	journal	May 2017
Superconductor digital electronics Likharev, Konstantin K. Physica C: Superconductivity and its Applications, Vol. 482 https://doi.org/10.1016/j.physc.2012.05.016	journal	November 2012
Discrete voltage states in one-dimensional parallel array of Josephson junctions Braiman, Y.; Family, F.; Hentschel, H. G. E. Applied Physics Letters, Vol. 68, Issue 22 https://doi.org/10.1063/1.115817	journal	May 1996
Delayed pulses from high-transparency Josephson junctions Xu, Songtao; Mancini, C. A.; Feldman, M. J. Applied Physics Letters, Vol. 78, Issue 20 https://doi.org/10.1063/1.1371969	journal	May 2001
Superconductor digital electronics: Scalability and energy efficiency issues (Review Article) Tolpygo, Sergey K. Low Temperature Physics, Vol. 42, Issue 5 https://doi.org/10.1063/1.4948618	journal	May 2016
Towards a 16 kilobit, subnanosecond Josephson RAM Herr, Q. P.; Eaton, L. Superconductor Science and Technology, Vol. 12, Issue 11 https://doi.org/10.1088/0953-2048/12/11/370	journal	November 1999
Design of all-dc-powered high-speed single flux quantum random access memory based on a pipeline structure for memory cell arrays Nagasawa, Shuichi; Hinode, Kenji; Satoh, Tetsuro Superconductor Science and Technology, Vol. 19, Issue 5 https://doi.org/10.1088/0953-2048/19/5/S34	journal	March 2006
Energy efficiency of adiabatic superconductor logic Takeuchi, Naoki; Yamanashi, Yuki; Yoshikawa, Nobuyuki Superconductor Science and Technology, Vol. 28, Issue 1 https://doi.org/10.1088/0953-2048/28/1/015003	journal	November 2014
Reproducible operating margins on a 72 800-device digital superconducting chip Herr, Quentin P.; Osborne, Joshua; Stoutimore, Micah J. A. Superconductor Science and Technology, Vol. 28, Issue 12 https://doi.org/10.1088/0953-2048/28/12/124003	journal	October 2015
Memory cell operation based on small Josephson junctions arrays Braiman, Y.; Nair, N.; Rezac, J. Superconductor Science and Technology, Vol. 29, Issue 12 https://doi.org/10.1088/0953-2048/29/12/124003	journal	October 2016
2D SQIF arrays using 20 000 YBCO high R_nJosephson junctions, a viewpoint Chesca, B. Superconductor Science and Technology, Vol. 29, Issue 8 https://doi.org/10.1088/0953-2048/29/8/080501	journal	June 2016
The effects of annealing a 2-dimensional array of ion-irradiated Josephson junctions Cho, E. Y.; Kouperine, K.; Zhuo, Y. Superconductor Science and Technology, Vol. 29, Issue 9 https://doi.org/10.1088/0953-2048/29/9/094004	journal	July 2016
Do multiple Josephson junctions make better devices? Cybart, Shane A.; Herr, Anna; Kornev, Victor Superconductor Science and Technology, Vol. 30, Issue 9 https://doi.org/10.1088/1361-6668/aa7fe5	journal	August 2017
Nonlinear friction in the periodic stick-slip motion of coupled oscillators Braiman, Y.; Family, F.; Hentschel, H. G. E. Physical Review B, Vol. 55, Issue 8 https://doi.org/10.1103/PhysRevB.55.5491	journal	February 1997
Memory states in small arrays of Josephson junctions Braiman, Y.; Neschke, B.; Nair, N. Physical Review E, Vol. 94, Issue 5 https://doi.org/10.1103/PhysRevE.94.052223	journal	November 2016
A capacitively coupled SFQ Josephson memory cell Suzuki, H.; Hasuo, S. IEEE Transactions on Electron Devices, Vol. 35, Issue 7 https://doi.org/10.1109/16.3375	journal	July 1988
A 4-kbit Josephson nondestructive read-out RAM operated at 580 psec and 6.7 mW Tahara, S.; Ishida, I.; Nagasawa, S. IEEE Transactions on Magnetics, Vol. 27, Issue 2 https://doi.org/10.1109/20.133751	journal	March 1991
Modeling of a long Josephson junction coupled to SFQ elements No authors listed IEEE Transactions on Appiled Superconductivity, Vol. 9, Issue 2 https://doi.org/10.1109/77.783917	journal	June 1999
RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems Likharev, K. K.; Semenov, V. K. IEEE Transactions on Appiled Superconductivity, Vol. 1, Issue 1 https://doi.org/10.1109/77.80745	journal	March 1991
Quantum-well infrared photodetector structure synthesis: methodology and experimental verification Imam, N.; Glytsis, E. N.; Gaylord, T. K. IEEE Journal of Quantum Electronics, Vol. 39, Issue 3 https://doi.org/10.1109/JQE.2002.808162	journal	March 2003
Latency and Power Measurements on a 64-kb Hybrid Josephson-CMOS Memory Liu, Q.; Fujiwara, K.; Meng, X. IEEE Transactions on Applied Superconductivity, Vol. 17, Issue 2 https://doi.org/10.1109/TASC.2007.898698	journal	June 2007
Energy-Efficient Single Flux Quantum Technology Mukhanov, Oleg A. IEEE Transactions on Applied Superconductivity, Vol. 21, Issue 3 https://doi.org/10.1109/TASC.2010.2096792	journal	June 2011
64-kb Hybrid Josephson-CMOS 4 Kelvin RAM With 400 ps Access Time and 12 mW Read Power Van Duzer, T.; Whiteley, S. R. IEEE Transactions on Applied Superconductivity, Vol. 23, Issue 3 https://doi.org/10.1109/TASC.2012.2230294	journal	June 2013
Energy-Efficient Superconducting Computing—Power Budgets and Requirements Holmes, D. S.; Ripple, A. L.; Manheimer, M. A. IEEE Transactions on Applied Superconductivity, Vol. 23, Issue 3 https://doi.org/10.1109/TASC.2013.2244634	journal	June 2013
Fabrication Process and Properties of Fully-Planarized Deep-Submicron Nb/Al– $\hbox{AlO}_{\rm x}\hbox{/Nb} $ Josephson Junctions for VLSI Circuits Tolpygo, Sergey K.; Bolkhovsky, Vladimir; Weir, Terence J. IEEE Transactions on Applied Superconductivity, Vol. 25, Issue 3 https://doi.org/10.1109/TASC.2014.2374836	journal	June 2015
AC-Biased Shift Registers as Fabrication Process Benchmark Circuits and Flux Trapping Diagnostic Tool Semenov, Vasili K.; Polyakov, Yuri A.; Tolpygo, Sergey K. IEEE Transactions on Applied Superconductivity, Vol. 27, Issue 4 https://doi.org/10.1109/TASC.2017.2669585	journal	June 2017
Optimization by Simulated Annealing Kirkpatrick, S.; Gelatt, C. D.; Vecchi, M. P. Science, Vol. 220, Issue 4598 https://doi.org/10.1126/science.220.4598.671	journal	May 1983
Minimizing multimodal functions of continuous variables with the “simulated annealing” algorithm Corana, A.; Marchesi, M.; Martini, C. ACM Transactions on Mathematical Software, Vol. 13, Issue 3 https://doi.org/10.1145/29380.29864	journal	September 1987
Josephson Computer Technology: An IBM Research Project Anacker, W. IBM Journal of Research and Development, Vol. 24, Issue 2 https://doi.org/10.1147/rd.242.0107	journal	March 1980

Similar Records

Memory cell operation based on small Josephson junctions arrays

Journal Article · Fri Oct 14 00:00:00 EDT 2016 · Superconductor Science and Technology · OSTI ID:1407747

Memory states in small arrays of Josephson junctions

Journal Article · Wed Nov 29 23:00:00 EST 2017 · Physical Review E · OSTI ID:1407746

1.4 mil$sup 2$ memory cell with Josephson junctions

Conference · Sat Mar 01 00:00:00 EDT 1975 · IEEE Trans. Magn., v. MAG-11, no. 2, pp. 755-758 · OSTI ID:4121983

Related Subjects

97 MATHEMATICS AND COMPUTING

Memory cell comprising coupled Josephson junctions

Citation Formats

References (31)

Similar Records

Related Subjects