skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Hybrid memory module bridge network and buffers

Patent ·
OSTI ID:1485288

Systems, apparatuses, and methods for implementing a hybrid memory module bridge network and buffers are disclosed. A system includes one or more host processors and multiple memory modules. Each memory module includes a relatively low pin count, high-bandwidth serial link to one or more other memory modules to perform inter-memory data transfers without consuming host-memory bandwidth. In one embodiment, a first memory module acts as a cache and a second memory module acts as the main memory for the system. The traffic between the host and the first memory module utilizes a first interface, and the cache traffic between the first and second memory modules utilizes a second interface. Cache line fill and writeback transfers between the first and second memory modules occur in parallel with timing-critical cache demand accesses from the host, in a latency-tolerant and buffered manner, without interfering with the cache demand accesses.

Research Organization:
Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
Sponsoring Organization:
USDOE
DOE Contract Number:
AC52-07NA27344
Assignee:
Advanced Micro Devices, Inc. (Santa Clara, CA)
Patent Number(s):
10,095,421
Application Number:
15/331,582
OSTI ID:
1485288
Resource Relation:
Patent File Date: 2016 Oct 21
Country of Publication:
United States
Language:
English

References (37)

High memory capacity DRAM SIMM patent December 1993
Fault-tolerant computer system with hidden local memory refresh patent December 1995
Method and apparatus for high density sixteen and thirty-two megabyte single in-line memory module patent April 1996
Cache memory system with fault tolerance having concurrently operational cache controllers processing disjoint groups of memory patent September 1996
Source-clock-synchronized memory system and memory unit patent March 2000
Method and apparatus for utilizing parallel memory in a serial memory system patent April 2001
Apparatus and method for topography dependent signaling patent November 2001
Means and method for a synchronous network communications system patent April 2002
Memory system for synchronized and high speed data transfer patent November 2002
Memory system including a point-to-point linked memory subsystem patent December 2002
Predictive thermal control used with a vacuum enclosed coil assembly of a magnetic resonance imaging device patent February 2003
Computer system providing low skew clock signals to a synchronous memory unit patent October 2003
Apparatus and method for controlling a master/slave system via master device synchronization patent January 2005
Method of matching different signal propagation times between a controller and at least two processing units, and a computer system patent October 2005
Memory control chip, control method and control circuit patent February 2006
Memory channel with unidirectional links patent January 2007
Instruction memory hierarchy for an embedded processor patent April 2007
System and method for improving performance in computer memory systems supporting multiple memory access latencies patent May 2007
Memory system and device with serialized data transfer patent December 2007
System including a host connected to a plurality of memory modules via a serial memory interconnect patent September 2008
Apparatus and Method to Improve Performance of Reads from and Writes to Shared Memory Locations patent-application March 2002
Memory controller for supporting a plurality of different memory accesse modes patent-application April 2003
Memory system patent-application October 2003
Memory system and control method for the same patent-application December 2003
Transferring data in selectable transfer modes patent-application May 2004
System including a host connected to a plurality of memory modules via a serial memory interconnet patent-application November 2004
Switch/network adapter port incorporating shared memory resources selectively accessible by a direct execution logic element and one or more dense logic devices in a fully buffered dual in-line memory module format (FB-DIMM) patent-application November 2004
System including a host connected serially in a chain to one or more memory modules that include a cache patent-application July 2005
Generic method and apparatus for implementing source synchronous interface in platform ASIC patent-application October 2005
Communication channel calibration using feedback patent-application December 2005
Methods and transmitters for loop-back adaptive pre-emphasis data transmission patent-application February 2006
Memory module and memory system patent-application February 2007
High speed transceiver with low power consumption patent-application May 2007
Memory Interface to Bridge Memory Buses patent-application May 2007
Memory Interface to Bridge Memory Buses patent-application July 2007
Memory system including a high-speed serial buffer patent-application May 2008
Microprocessor systems patent-application August 2009

Similar Records

Related Subjects

97 MATHEMATICS AND COMPUTING