skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Balancing computation and communication power in power constrained clusters

Patent ·
OSTI ID:1452922

Systems, apparatuses, and methods for balancing computation and communication power in power constrained environments. A data processing cluster with a plurality of compute nodes may perform parallel processing of a workload in a power constrained environment. Nodes that finish tasks early may be power-gated based on one or more conditions. In some scenarios, a node may predict a wait duration and go into a reduced power consumption state if the wait duration is predicted to be greater than a threshold. The power saved by power-gating one or more nodes may be reassigned for use by other nodes. A cluster agent may be configured to reassign the unused power to the active nodes to expedite workload processing.

Research Organization:
Lawrence Berkeley National Laboratory (LBNL), Berkeley, CA (United States)
Sponsoring Organization:
USDOE
DOE Contract Number:
AC02-05CH11231
Assignee:
Advanced Micro Devices, Inc. (Sunnyvale, CA)
Patent Number(s):
9,983,652
Application Number:
14/959,669
OSTI ID:
1452922
Resource Relation:
Patent File Date: 2015 Dec 04
Country of Publication:
United States
Language:
English

References (17)

Integrated circuit design with cell-based macros patent July 2008
Power ok distribution for multi-voltage chips patent August 2010
Token based power control mechanism patent October 2010
Protocol for power state determination and demotion patent February 2012
Managing current and power in a computing system patent August 2013
Method for SOC performance and power optimization patent December 2014
Regulating power consumption patent-application July 2008
Systems, Methods, and Computer Program Products for Preemption of Threads at a Synchronization Barrier patent-application January 2014
Power Budget Allocation in a Cluster Infrastructure patent-application October 2014
Power Manager for Multi-Threaded Data Processor patent-application March 2015
Decoupled Entry and Exit Prediction for Power Gating patent-application December 2015
Event-Driven Reoptimization of Logically-Partitioned Environment for Power Management patent-application June 2016
Dynamic Hierarchical Performance Balancing of Computational Resources patent-application June 2016
Pack & Cap: adaptive DVFS and thread packing under power caps conference January 2011
Power capping: a prelude to power shifting journal November 2007
Beyond DVFS: A First Look at Performance under a Hardware-Enforced Power Bound conference May 2012
Dynamic Voltage Scaling Scheduling on Power-Aware Clusters under Power Constraints conference October 2013

Similar Records

Integration of PanDA workload management system with Titan supercomputer at OLCF
Journal Article · Wed Dec 23 00:00:00 EST 2015 · Journal of Physics. Conference Series · OSTI ID:1452922

Achieving balanced execution through runtime detection of performance variation
Patent · Tue Apr 07 00:00:00 EDT 2020 · OSTI ID:1452922

Managing cluster-level performance variability without a centralized controller
Patent · Tue Mar 19 00:00:00 EDT 2019 · OSTI ID:1452922