Extending Moore's Law via Computationally Error Tolerant Computing.

Deng, Bobin; Srikanth, Sriseshan; Hein, Eric R.; Conte, Thomas M.; Debenedictis, Erik; Cook, Jeanine; Frank, Michael

doi:10.1145/3177837

Extending Moore's Law via Computationally Error Tolerant Computing.

Journal Article · Thu Mar 01 00:00:00 EST 2018 · ACM Transactions on Architecture and Code Optimization

DOI:https://doi.org/10.1145/3177837· OSTI ID:1432788

Deng, Bobin ^[1]; Srikanth, Sriseshan ^[1]; Hein, Eric R. ^[1]; Conte, Thomas M. ^[1]; Debenedictis, Erik ^[2]; Cook, Jeanine ^[2]; Frank, Michael ^[2]

Georgia Inst. of Technology, Atlanta, GA (United States)
Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)

Dennard scaling has ended. Lowering the voltage supply (V_dd) to sub-volt levels causes intermittent losses in signal integrity, rendering further scaling (down) no longer acceptable as a means to lower the power required by a processor core. However, it is possible to correct the occasional errors caused due to lower V_dd in an efficient manner and effectively lower power. By deploying the right amount and kind of redundancy, we can strike a balance between overhead incurred in achieving reliability and energy savings realized by permitting lower V_dd. One promising approach is the Redundant Residue Number System (RRNS) representation. Unlike other error correcting codes, RRNS has the important property of being closed under addition, subtraction and multiplication, thus enabling computational error correction at a fraction of an overhead compared to conventional approaches. We use the RRNS scheme to design a Computationally-Redundant, Energy-Efficient core, including the microarchitecture, Instruction Set Architecture (ISA) and RRNS centered algorithms. Finally, from the simulation results, this RRNS system can reduce the energy-delay-product by about 3× for multiplication intensive workloads and by about 2× in general, when compared to a non-error-correcting binary core.

View Accepted Manuscript (DOE)

Research Organization:: Sandia National Laboratories (SNL-NM), Albuquerque, NM (United States)

Sponsoring Organization:: USDOE National Nuclear Security Administration (NNSA)

Grant/Contract Number:: AC04-94AL85000

OSTI ID:: 1432788

Report Number(s):: SAND--2018-0257J; 659857

Journal Information:: ACM Transactions on Architecture and Code Optimization, Journal Name: ACM Transactions on Architecture and Code Optimization Journal Issue: 1 Vol. 15; ISSN 1544-3566

Publisher:: Association for Computing MachineryCopyright Statement

Country of Publication:: United States

Language:: English

References (52)

AN-Encoding Compiler: Building Safety-Critical Systems with Commodity Hardware Fetzer, Christof; Schiffel, Ute; Süßkraut, Martin Lecture Notes in Computer Science https://doi.org/10.1007/978-3-642-04468-7_23	book	January 2009
ANB- and ANBDmem-Encoding: Detecting Hardware Errors in Software Schiffel, Ute; Schmitt, André; Süßkraut, Martin Lecture Notes in Computer Science https://doi.org/10.1007/978-3-642-15651-9_13	book	January 2010
Preserving Hamming Distance in Arithmetic and Logical Operations Dolev, Shlomi; Frenkel, Sergey; Tamir, Dan E. Journal of Electronic Testing, Vol. 29, Issue 6 https://doi.org/10.1007/s10836-013-5421-9	journal	November 2013
A method of monitoring execution of arithmetic operations on computers in computerized monitoring and measuring systems Krekhov, E. V.; Pavlov, Al-r A.; Pavlov, A. A. Measurement Techniques, Vol. 51, Issue 3 https://doi.org/10.1007/s11018-008-9042-0	journal	March 2008
Fast RNS division algorithms for fixed divisors with application to RSA encryption Hung, Ching Yu; Parhami, Behrooz Information Processing Letters, Vol. 51, Issue 4 https://doi.org/10.1016/0020-0190(94)00099-9	journal	August 1994
Floating-point numbers in residue number systems No authors listed Computers & Mathematics with Applications, Vol. 22, Issue 10 https://doi.org/10.1016/0898-1221(91)90200-N	journal	January 1991
RNS-enabled digital signal processor design Ramı́rez, J.; Garcı́a, A.; López-Buedo, S. Electronics Letters, Vol. 38, Issue 6 https://doi.org/10.1049/el:20020192	journal	January 2002
New fault tolerant techniques for residue number systems Orton, G. A.; Peppard, L. E.; Tavares, S. E. IEEE Transactions on Computers, Vol. 41, Issue 11 https://doi.org/10.1109/12.177315	journal	January 1992
A systolic redundant residue arithmetic error correction circuit Di Claudio, E. D.; Orlandi, G.; Piazza, F. IEEE Transactions on Computers, Vol. 42, Issue 4 https://doi.org/10.1109/12.214689	journal	April 1993
Fast combinatorial RNS processors for DSP applications Di Claudio, E. D.; Piazza, F.; Orlandi, G. IEEE Transactions on Computers, Vol. 44, Issue 5 https://doi.org/10.1109/12.381948	journal	May 1995
A new residue arithmetic error correction scheme Katti, R. S. IEEE Transactions on Computers, Vol. 45, Issue 1 https://doi.org/10.1109/12.481482	journal	January 1996
An algorithm for scaling and single residue error correction in residue number systems Su, C. -C.; Lo, H. -Y. IEEE Transactions on Computers, Vol. 39, Issue 8 https://doi.org/10.1109/12.57044	journal	January 1990
Efficient use of time and hardware redundancy for concurrent error detection in a 32-bit VLSI adder Johnson, B. W.; Aylor, J. H.; Hana, H. H. IEEE Journal of Solid-State Circuits, Vol. 23, Issue 1 https://doi.org/10.1109/4.281	journal	February 1988
RNS-to-binary conversion for efficient VLSI implementation Cardarilli, G. C.; Re, M.; Lojacono, R. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, Vol. 45, Issue 6 https://doi.org/10.1109/81.678485	journal	June 1998
A coding theory approach to error control in redundant residue number systems. I. Theory and single error correction Krishna, H.; Lin, K. -Y.; Sun, J. -D. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Vol. 39, Issue 1 https://doi.org/10.1109/82.204106	journal	January 1992
Self Checking in Current Floating-Point Units Lipetz, Daniel; Schwarz, Eric 2011 IEEE 20th Symposium on Computer Arithmetic (ARITH) https://doi.org/10.1109/ARITH.2011.18	conference	July 2011
Multi-fault Attack Detection for RNS Cryptographic Architecture Bajard, Jean-Claude; Eynard, Julien; Merkiche, Nabil 2016 IEEE 23nd Symposium on Computer Arithmetic (ARITH) https://doi.org/10.1109/ARITH.2016.16	conference	July 2016
New Self-checking Output-Duplicated Booth Multiplier with High Fault Coverage for Soft Errors Marienfeld, D.; Sogomonyan, E. S.; Ocheretnij, V. 14th Asian Test Symposium (ATS'05) https://doi.org/10.1109/ATS.2005.80	conference	January 2005
Arbitrary Error Detection in Combinational Circuits by Using Partitioning Keren, Osnat; Levin, Ilya; Ostrovsky, Vladimir 2008 23rd IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems https://doi.org/10.1109/DFT.2008.34	conference	October 2008
Time redundant error correcting adders and multipliers Hsu, Y. M.; Swartzlander, E. E. Proceedings 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems https://doi.org/10.1109/DFTVS.1992.224350	conference	January 1992
DeCoR: A Delayed Commit and Rollback mechanism for handling inductive noise in processors Gupta, Meeta S.; Rangan, Krishna K.; Smith, Michael D. 2008 IEEE 14th International Symposium on High Performance Computer Architecture (HPCA) https://doi.org/10.1109/HPCA.2008.4658654	conference	February 2008
A new algorithm for single error correction In RRNS Yin, Pengsheng; Li, Lei 2013 International Conference on Communications, Circuits and Systems (ICCCAS) https://doi.org/10.1109/ICCCAS.2013.6765313	conference	November 2013
Fault tolerant asynchronous adder through dynamic self-reconfiguration No authors listed 2005 International Conference on Computer Design https://doi.org/10.1109/ICCD.2005.56	conference	January 2005
Cost effective soft error mitigation for parallel adders by exploiting inherent redundancy Sun, Yan; Zhang, Minxuan; Li, Shaoqing Technology (ICICDT), 2010 IEEE International Conference on Integrated Circuit Design and Technology https://doi.org/10.1109/ICICDT.2010.5510255	conference	June 2010
Multiple Bit Error Detection and Correction in GF Arithmetic Circuits Mathew, J.; Banerjee, S.; Mahesh, P. 2010 International Symposium on Electronic System Design (ISED 2010) https://doi.org/10.1109/ISED.2010.28	conference	December 2010
In Quest of the “Next Switch”: Prospects for Greatly Reduced Power Dissipation in a Successor to the Silicon Field-Effect Transistor Theis, Thomas N.; Solomon, Paul M. Proceedings of the IEEE, Vol. 98, Issue 12, p. 2005-2014 https://doi.org/10.1109/JPROC.2010.2066531	journal	December 2010
Design of ion-implanted MOSFET's with very small physical dimensions Dennard, R. H.; Gaensslen, F. H.; Rideout, V. L. IEEE Journal of Solid-State Circuits, Vol. 9, Issue 5 https://doi.org/10.1109/JSSC.1974.1050511	journal	October 1974
A Shared-Well Dual-Supply-Voltage 64-bit ALU Shimazaki, Y.; Zlatanovici, R.; Nikolic, B. IEEE Journal of Solid-State Circuits, Vol. 39, Issue 3 https://doi.org/10.1109/JSSC.2003.822775	journal	March 2004
Negative Capacitance in Short-Channel FinFETs Externally Connected to an Epitaxial Ferroelectric Capacitor Khan, Asif Islam; Chatterjee, Korok; Duarte, Juan Pablo IEEE Electron Device Letters, Vol. 37, Issue 1 https://doi.org/10.1109/LED.2015.2501319	journal	January 2016
Residue Number Systems: A New Paradigm to Datapath Optimization for Low-Power and High-Performance Digital Signal Processing Applications Chang, Chip-Hong; Molahosseini, Amir Sabbagh; Zarandi, Azadeh Alsadat Emrani IEEE Circuits and Systems Magazine, Vol. 15, Issue 4 https://doi.org/10.1109/MCAS.2015.2484118	journal	January 2015
DIVA: a reliable substrate for deep submicron microarchitecture design Austin, T. M. MICRO-32. 32nd Annual ACM/IEEE International Symposium on Microarchitecture, MICRO-32. Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture https://doi.org/10.1109/MICRO.1999.809458	conference	January 1999
Razor: a low-power pipeline based on circuit-level timing speculation Ernst, D.; Das, S. 36th International Symposium on Microarchitecture, 22nd Digital Avionics Systems Conference. Proceedings (Cat. No.03CH37449) https://doi.org/10.1109/MICRO.2003.1253179	conference	January 2003
Self-checked computation using residue arithmetic Watson, R. W.; Hastings, C. W. Proceedings of the IEEE, Vol. 54, Issue 12, p. 1920-1931 https://doi.org/10.1109/PROC.1966.5275	journal	January 1966
Biresidue Error-Correcting Codes for Computer Arithmetic Rao, T. R. N. IEEE Transactions on Computers, Vol. C-19, Issue 5 https://doi.org/10.1109/T-C.1970.222937	journal	May 1970
Error Correction in Redundant Residue Number Systems Yau, S. S. -S. IEEE Transactions on Computers, Vol. C-22, Issue 1 https://doi.org/10.1109/T-C.1973.223594	journal	January 1973
Error Detection and Correction by Product Codes in Residue Number Systems Barsi, F.; Maestrini, P. IEEE Transactions on Computers, Vol. C-23, Issue 9 https://doi.org/10.1109/T-C.1974.224055	journal	September 1974
Redundant residue number systems for error detection and correction in digital filters Etzel, M.; Jenkins, W. IEEE Transactions on Acoustics, Speech, and Signal Processing, Vol. 28, Issue 5 https://doi.org/10.1109/TASSP.1980.1163442	journal	October 1980
Concurrent Error Detection in ALU's by Recomputing with Shifted Operands No authors listed IEEE Transactions on Computers, Vol. C-31, Issue 7 https://doi.org/10.1109/TC.1982.1676055	journal	July 1982
Single Residue Error Correction in Residue Number Systems No authors listed IEEE Transactions on Computers, Vol. C-32, Issue 5 https://doi.org/10.1109/TC.1983.1676264	journal	May 1983
RSA speedup with chinese remainder theorem immune against hardware fault cryptanalysis No authors listed IEEE Transactions on Computers, Vol. 52, Issue 4 https://doi.org/10.1109/TC.2003.1190587	journal	April 2003
A non-iterative multiple residue digit error detection and correction algorithm in RRNS Fatt Tay, Thian; Chang, Chip-Hong IEEE Transactions on Computers, Vol. 65, Issue 2 https://doi.org/10.1109/TC.2015.2435773	journal	February 2016
Multiple error detection and correction based on redundant residue number systems No authors listed IEEE Transactions on Communications, Vol. 56, Issue 3 https://doi.org/10.1109/TCOMM.2008.050401	journal	March 2008
Error Correction in Polynomial Remainder Codes With Non-Pairwise Coprime Moduli and Robust Chinese Remainder Theorem for Polynomials Xiao, Li; Xia, Xiang-Gen IEEE Transactions on Communications, Vol. 63, Issue 3 https://doi.org/10.1109/TCOMM.2015.2400997	journal	March 2015
Self-Checking Carry-Select Adder Design Based on Two-Rail Encoding Vasudevan, Dilip P.; Lala, Parag K.; Parkerson, James Patrick IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 54, Issue 12 https://doi.org/10.1109/TCSI.2007.910537	journal	December 2007
Error Detecting and Correcting Binary Codes for Arithmetic Operations Brown, David T. IEEE Transactions on Electronic Computers, Vol. EC-9, Issue 3 https://doi.org/10.1109/TEC.1960.5219855	journal	September 1960
Carry checking/parity prediction adders and ALUs Nicolaidis, M. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 11, Issue 1 https://doi.org/10.1109/TVLSI.2002.800526	journal	February 2003
Performance of Systematic RRNS Based Space-Time Block Codes with Probability-Aware Adaptive Demapping Sengupta, Avik; Natarajan, Balasubramaniam IEEE Transactions on Wireless Communications, Vol. 12, Issue 5 https://doi.org/10.1109/TWC.2013.031813.121113	journal	May 2013
Exploiting residue number system for power-efficient digital signal processing in embedded processors Chokshi, Rooju; Berezowski, Krzysztof S.; Shrivastava, Aviral Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems - CASES '09 https://doi.org/10.1145/1629395.1629401	conference	January 2009
Chinese remaindering with errors Goldreich, Oded; Ron, Dana; Sudan, Madhu Proceedings of the thirty-first annual ACM symposium on Theory of computing - STOC '99 https://doi.org/10.1145/301250.301309	conference	January 1999
(Keynote) In Quest of a Fast, Low-Voltage Digital Switch Theis, T. N. ECS Transactions, Vol. 45, Issue 6 https://doi.org/10.1149/1.3700933	journal	April 2012
New Error Control Algorithms for Residue Number System Codes Xiao, Hanshen; Garg, Hari Krishna; Hu, Jianhao ETRI Journal, Vol. 38, Issue 2 https://doi.org/10.4218/etrij.16.0115.0575	journal	April 2016
Parallel Algorithms for Residue Scaling and Error Correction in Residue Arithmetic Lo, Hao-Yung; Lin, Ting-Wei Wireless Engineering and Technology, Vol. 04, Issue 04 https://doi.org/10.4236/wet.2013.44029	journal	January 2013

Similar Records

Dynamic Undervolting to Improve Energy Efficiency on Multicore X86 CPUs

Journal Article · Mon Jun 22 20:00:00 EDT 2020 · IEEE Transactions on Parallel and Distributed Systems · OSTI ID:1722960

Algorithm-Based Fault Tolerance for Convolutional Neural Networks

Journal Article · Wed Dec 30 19:00:00 EST 2020 · IEEE Transactions on Parallel and Distributed Systems · OSTI ID:1775093

Approaches for a reliable high-performance distributed-parallel storage system

Conference · Mon Dec 30 23:00:00 EST 1996 · OSTI ID:421392

Related Subjects

97 MATHEMATICS AND COMPUTING

Extending Moore's Law via Computationally Error Tolerant Computing.

Citation Formats

References (52)

Similar Records

Related Subjects