Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

First Results of an “Artificial Retina” Processor Prototype

Conference · · EPJ Web Conf.
We report on the performance of a specialized processor capable of reconstructing charged particle tracks in a realistic LHC silicon tracker detector, at the same speed of the readout and with sub-microsecond latency. The processor is based on an innovative pattern-recognition algorithm, called “artificial retina algorithm”, inspired from the vision system of mammals. A prototype of the processor has been designed, simulated, and implemented on Tel62 boards equipped with high-bandwidth Altera Stratix III FPGA devices. The prototype is the first step towards a real-time track reconstruction device aimed at processing complex events of high-luminosity LHC experiments at 40 MHz crossing rate.
Research Organization:
CERN; INFN, Pisa; Fermi National Accelerator Laboratory (FNAL), Batavia, IL (United States); Pisa U.; Pisa, Scuola Normale Superiore
Sponsoring Organization:
US Department of Energy
DOE Contract Number:
AC02-07CH11359
OSTI ID:
1339137
Report Number(s):
FERMILAB-CONF-16-623-CMS; oai:inspirehep.net:1504293
Resource Type:
Conference paper
Conference Information:
Journal Name: EPJ Web Conf.
Country of Publication:
United States
Language:
English

Similar Records

An Artificial Retina Processor for Track Reconstruction at the LHC Crossing Rate
Conference · Tue Nov 21 19:00:00 EST 2017 · J.Phys.Conf.Ser. · OSTI ID:1420919

An "artificial retina" processor for track reconstruction at the full LHC crossing rate
Journal Article · Thu Oct 22 20:00:00 EDT 2015 · Nuclear Instruments and Methods in Physics Research. Section A, Accelerators, Spectrometers, Detectors and Associated Equipment · OSTI ID:1255262

First results of the silicon telescope using an 'artificial retina' for fast track finding
Conference · Wed Jul 01 00:00:00 EDT 2015 · OSTI ID:22531420