skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: On the Current Drive Capability of Low Dimensional Semiconductors: 1D versus 2D

Journal Article · · Nanoscale Research Letters

Low-dimensional electronic systems are at the heart of many scaling approaches currently pursuit for electronic applications. Here, we present a comparative study between an array of one-dimensional (1D) channels and its two-dimensional (2D) counterpart in terms of current drive capability. Lastly, our findings from analytical expressions derived in this article reveal that under certain conditions an array of 1D channels can outperform a 2D field-effect transistor because of the added degree of freedom to adjust the threshold voltage in an array of 1D devices.

Research Organization:
Purdue Univ., West Lafayette, IN (United States)
Sponsoring Organization:
USDOE
Grant/Contract Number:
AC02-98CH10886
OSTI ID:
1503033
Alternate ID(s):
OSTI ID: 1323141
Journal Information:
Nanoscale Research Letters, Journal Name: Nanoscale Research Letters Vol. 10 Journal Issue: 1; ISSN 1931-7573
Publisher:
Springer Science + Business MediaCopyright Statement
Country of Publication:
United States
Language:
English
Citation Metrics:
Cited by: 1 work
Citation information provided by
Web of Science

References (19)

Device scaling limits of Si MOSFETs and their application dependencies journal March 2001
Electronic states of graphene nanoribbons studied with the Dirac equation journal June 2006
High-Mobility Graphene Nanoribbons Prepared Using Polystyrene Dip-Pen Nanolithography journal April 2011
Extension and source/drain design for high-performance finFET devices journal April 2003
Channel Length Scaling in Graphene Field-Effect Transistors Studied with Pulsed Current−Voltage Measurements journal March 2011
Quantum capacitance devices journal February 1988
Exceptional ballistic transport in epitaxial graphene nanoribbons journal February 2014
Gate-induced quantum-confinement transition of a single dopant atom in a silicon FinFET journal June 2008
Conductance quantization and zero bias peak in a gated quantum wire journal March 2005
Simulation Study of the Scaling Behavior of Top-Gated Carbon Nanotube Field Effect Transistors journal October 2008
Metal-gate FinFET and fully-depleted SOI devices using total gate silicidation conference January 2002
Mobility extraction and quantum capacitance impact in high performance graphene field-effect transistor devices conference December 2008
A Numerical Study of Scaling Issues for Schottky-Barrier Carbon Nanotube Transistors journal February 2004
Sub-50 nm P-channel FinFET journal May 2001
FinFET-a self-aligned double-gate MOSFET scalable to 20 nm journal January 2000
FinFET design considerations based on 3-D simulation and analytical modeling journal August 2002
Ballistic carbon nanotube field-effect transistors journal August 2003
Length scaling of carbon nanotube transistors journal November 2010
Mobility in semiconducting graphene nanoribbons: Phonon, impurity, and edge roughness scattering journal November 2008

Cited By (1)

Synthesis and CO Oxidation Activity of 1D Mixed Binary Oxide CeO2-LaO x Supported Gold Catalysts journal November 2017


Figures / Tables (7)