skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Energy scaling advantages of resistive memory crossbar based computation and its application to sparse coding

Journal Article · · Frontiers in Neuroscience (Online)

In this study, the exponential increase in data over the last decade presents a significant challenge to analytics efforts that seek to process and interpret such data for various applications. Neural-inspired computing approaches are being developed in order to leverage the computational properties of the analog, low-power data processing observed in biological systems. Analog resistive memory crossbars can perform a parallel read or a vector-matrix multiplication as well as a parallel write or a rank-1 update with high computational efficiency. For an N × N crossbar, these two kernels can be O(N) more energy efficient than a conventional digital memory-based architecture. If the read operation is noise limited, the energy to read a column can be independent of the crossbar size (O(1)). These two kernels form the basis of many neuromorphic algorithms such as image, text, and speech recognition. For instance, these kernels can be applied to a neural sparse coding algorithm to give an O(N) reduction in energy for the entire algorithm when run with finite precision. Sparse coding is a rich problem with a host of applications including computer vision, object tracking, and more generally unsupervised learning.

Research Organization:
Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
Sponsoring Organization:
USDOE National Nuclear Security Administration (NNSA)
Grant/Contract Number:
AC04-94AL85000
OSTI ID:
1236485
Report Number(s):
SAND-2015-9530J; 607777
Journal Information:
Frontiers in Neuroscience (Online), Vol. 9, Issue C; ISSN 1662-453X
Publisher:
Frontiers Research FoundationCopyright Statement
Country of Publication:
United States
Language:
English
Citation Metrics:
Cited by: 64 works
Citation information provided by
Web of Science

References (30)

Experimental Demonstration and Tolerancing of a Large-Scale Neural Network (165 000 Synapses) Using Phase-Change Memory as the Synaptic Weight Element journal November 2015
Real-Time Scalable Cortical Computing at 46 Giga-Synaptic OPS/Watt with ~100× Speedup in Time-to-Solution and ~100,000× Reduction in Energy-to-Solution
  • Cassidy, Andrew S.; Alvarez-Icaza, Rodrigo; Akopyan, Filipp
  • SC14: International Conference for High Performance Computing, Networking, Storage and Analysis https://doi.org/10.1109/SC.2014.8
conference November 2014
A Comprehensive Crossbar Array Model With Solutions for Line Resistance and Nonlinear Device Characteristics journal April 2013
A Column-Row-Parallel ASIC architecture for 3D wearable / portable medical ultrasonic imaging conference June 2014
High performance ultra-low energy RRAM with good retention and endurance conference December 2010
Memristor-The missing circuit element journal January 1971
CMOS low-power analog circuit design conference January 1996
Faster Integer Multiplication journal January 2009
Processing in memory: the Terasys massively parallel PIM array journal April 1995
Enabling back propagation training of memristor crossbar neuromorphic processors conference July 2014
Nanoscale Memristor Device as Synapse in Neuromorphic Systems journal April 2010
High-Density Crossbar Arrays Based on a Si Memristive System journal February 2009
A scalable neural chip with synaptic electronics using CMOS integrated memristors journal September 2013
Parallel Architecture With Resistive Crosspoint Array for Dictionary Learning Acceleration journal June 2015
A Functional Hybrid Memristor Crossbar-Array/CMOS System for Data Storage and Neuromorphic Applications journal December 2011
A Reconfigurable Digital Neuromorphic Processor with Memristive Synaptic Crossbar for Cognitive Computing journal April 2015
The metabolic cost of neural information
  • Laughlin, Simon B.; de Ruyter van Steveninck, Rob R.; Anderson, John C.
  • Nature Neuroscience, Vol. 1, Issue 1 https://doi.org/10.1038/236
journal May 1998
Incremental resistance programming of programmable metallization cells for use as electronic synapses journal October 2014
A million spiking-neuron integrated circuit with a scalable communication network and interface journal August 2014
Device Requirements for Optical Interconnects to Silicon Chips journal July 2009
Emergence of simple-cell receptive field properties by learning a sparse code for natural images journal June 1996
Sparse coding with an overcomplete basis set: A strategy employed by V1? journal December 1997
Density of neurons and synapses in the cerebral cortex of the mouse: NEURONS AND SYNAPSES IN THE MOUSE CORTEX journal August 1989
Energy-Efficient Non-Boolean Computing With Spin Neurons and Resistive Memory journal January 2014
The missing memristor found journal May 2008
Building Neuromorphic Circuits with Memristive Devices journal July 2013
Nanoionics-based resistive switching memories journal November 2007
Faster integer multiplication conference January 2007
Overcoming the challenges of crossbar resistive memory architectures conference February 2015
Efficient supervised learning in networks with binary synapses text January 2007

Cited By (18)

On-Demand Reconfiguration of Nanomaterials: When Electronics Meets Ionics journal October 2017
Memristor-Based Analog Computation and Neural Network Classification with a Dot Product Engine journal January 2018
Analytical Modeling of Organic-Inorganic CH 3 NH 3 PbI 3 Perovskite Resistive Switching and its Application for Neuromorphic Recognition journal February 2018
Mechanisms for Enhanced State Retention and Stability in Redox-Gated Organic Neuromorphic Devices journal November 2018
Electrical AFM for the Analysis of Resistive Switching book January 2019
Nanoscale resistive switching devices for memory and computing applications journal January 2020
Sparse coding with memristor networks journal May 2017
Analog high resistance bilayer RRAM device for hardware acceleration of neuromorphic computation journal November 2018
Perspective on training fully connected networks with resistive memories: Device requirements for multiple conductances of varying significance journal October 2018
Redox-based memristive devices for new computing paradigm journal November 2019
Optimized pulsed write schemes improve linearity and write speed for low-power organic neuromorphic devices journal May 2018
Parallel programming of an ionic floating-gate memory array for scalable neuromorphic computing journal April 2019
Training Deep Convolutional Neural Networks with Resistive Cross-Point Devices journal October 2017
Training LSTM Networks With Resistive Cross-Point Devices journal October 2018
Training Deep Convolutional Neural Networks with Resistive Cross-Point Devices preprint January 2017
Training LSTM Networks with Resistive Cross-Point Devices preprint January 2018
Lithium ion trapping mechanism of SiO2 in LiCoO2 based memristors journal March 2019
Algorithm for Training Neural Networks on Resistive Device Arrays preprint January 2019