Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

Shared prefetching to reduce execution skew in multi-threaded systems

Patent ·
OSTI ID:1087835
Mechanisms are provided for optimizing code to perform prefetching of data into a shared memory of a computing device that is shared by a plurality of threads that execute on the computing device. A memory stream of a portion of code that is shared by the plurality of threads is identified. A set of prefetch instructions is distributed across the plurality of threads. Prefetch instructions are inserted into the instruction sequences of the plurality of threads such that each instruction sequence has a separate sub-portion of the set of prefetch instructions, thereby generating optimized code. Executable code is generated based on the optimized code and stored in a storage device. The executable code, when executed, performs the prefetches associated with the distributed set of prefetch instructions in a shared manner across the plurality of threads.
Research Organization:
International Business Machines Corporation (Armonk, NY)
Sponsoring Organization:
USDOE
Assignee:
International Business Machines Corporation (Armonk, NY)
Patent Number(s):
8,490,071
Application Number:
12/773,454
OSTI ID:
1087835
Country of Publication:
United States
Language:
English

Similar Records

Method for instruction sequence execution analysis and visualization
Patent · Tue Sep 11 00:00:00 EDT 2018 · OSTI ID:1478644

Data prefetching in shared memory multiprocessors
Conference · Wed Dec 31 23:00:00 EST 1986 · OSTI ID:5703538

Control flow guided lock address prefetch and filtering
Patent · Mon Feb 07 23:00:00 EST 2022 · OSTI ID:1892599

Related Subjects