A Clock Synchronization Strategy for Minimizing Clock Variance at Runtime in High-end Computing Environments
Conference
·
OSTI ID:1056896
- ORNL
We present a new software-based clock synchronization scheme designed to provide high precision time agreement among distributed memory nodes. The technique is designed to minimize variance from a reference chimer during runtime and with minimal time-request latency. Our scheme permits initial unbounded variations in time and corrects both slow and fast chimers (clock skew). An implementation developed within the context of the MPI message passing interface is described and time coordination measurements are presented. Among our results, the mean time variance among a set of nodes improved from 20.0 milliseconds under standard Network Time Protocol (NTP) to 2.29 secs under our scheme.
- Research Organization:
- Oak Ridge National Laboratory (ORNL)
- Sponsoring Organization:
- SC USDOE - Office of Science (SC)
- DOE Contract Number:
- AC05-00OR22725
- OSTI ID:
- 1056896
- Country of Publication:
- United States
- Language:
- English
Similar Records
Clock Synchronization in High-end Computing Environments: A Strategy for Minimizing Clock Variance at Runtime
Providing Runtime Clock Synchronization With Minimal Node-to-Node Time Deviation on XT4s and XT5s
Automatic Halo Management for the Uintah GPU-Heterogeneous Asynchronous Many-Task Runtime
Journal Article
·
Mon Dec 31 23:00:00 EST 2012
· Concurrency and Computation. Practice and Experience
·
OSTI ID:1105917
Providing Runtime Clock Synchronization With Minimal Node-to-Node Time Deviation on XT4s and XT5s
Conference
·
Fri Dec 31 23:00:00 EST 2010
·
OSTI ID:1016620
Automatic Halo Management for the Uintah GPU-Heterogeneous Asynchronous Many-Task Runtime
Journal Article
·
Thu Dec 06 23:00:00 EST 2018
· International Journal of Parallel Programming
·
OSTI ID:1567537