Progress on the upgrade of the CMS Hadron Calorimeter Front-End electronics
We present a scheme to upgrade the CMS HCAL front-end electronics in the second long shutdown to upgrade the LHC (LS2), which is expected to occur around 2018. The HCAL electronics upgrade is required to handle the major instantaneous luminosity increase (up to 5 * 10{sup 34} cm{sup -2} s{sup -1}) and an expected integrated luminosity of {approx}3000 fb{sup -1}. A key aspect of the HCAL upgrade is to read out longitudinal segmentation information to improve background rejection, energy resolution, and electron isolation at the L1 trigger. This paper focuses on the requirements for the new electronics and on the proposed solutions. The requirements include increased channel count, additional timing capabilities, and additional redundancy. The electronics are required to operate in a harsh environment and are constrained by the existing infrastructure. The proposed solutions span from chip level to system level. They include the development of a new ASIC ADC, the design and testing of higher speed transmitters to handle the increased data volume, the evaluation and use of circuits from other developments, evaluation of commercial FPGAs, better thermal design, and improvements in the overall readout architecture. We will report on the progress of the designs for these upgraded systems, along with performance requirements and initial design studies.
- Research Organization:
- Fermi National Accelerator Lab. (FNAL), Batavia, IL (United States)
- Sponsoring Organization:
- USDOE Office of Science (SC)
- DOE Contract Number:
- AC02-07CH11359
- OSTI ID:
- 1038548
- Report Number(s):
- FERMILAB-CONF-11-689-PPD; TRN: US1201927
- Journal Information:
- Submitted to Physcis Procedia, Conference: Presented at 2nd International Conference on Technology and Instrumentation in Particle Physics 2011: TIPP 2011, Chicago, Illinois, 9-14 Jun 2011
- Country of Publication:
- United States
- Language:
- English
Similar Records
CMS hadron calorimeter front-end upgrade for SLHC phase I
Reliable and redundant FPGA based read-out design in the ATLAS TileCal Demonstrator