skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: DMA engine for repeating communication patterns

Abstract

A parallel computer system is constructed as a network of interconnected compute nodes to operate a global message-passing application for performing communications across the network. Each of the compute nodes includes one or more individual processors with memories which run local instances of the global message-passing application operating at each compute node to carry out local processing operations independent of processing operations carried out at other compute nodes. Each compute node also includes a DMA engine constructed to interact with the application via Injection FIFO Metadata describing multiple Injection FIFOs where each Injection FIFO may containing an arbitrary number of message descriptors in order to process messages with a fixed processing overhead irrespective of the number of message descriptors included in the Injection FIFO.

Inventors:
 [1];  [2];  [3];  [4];  [5];  [6]
  1. Croton on Hudson, NY
  2. Mount Kisco, NY
  3. Irvington, NY
  4. Cortlandt Manor, NY
  5. Esslingen, DE
  6. Danville, CA
Publication Date:
Research Org.:
International Business Machines Corporation (Armonk, NY)
Sponsoring Org.:
USDOE
OSTI Identifier:
1017165
Patent Number(s):
7,802,025
Application Number:
11/768,795
Assignee:
International Business Machines Corporation (Armonk, NY)
DOE Contract Number:  
B554331
Resource Type:
Patent
Country of Publication:
United States
Language:
English

Citation Formats

Chen, Dong, Gara, Alan G, Giampapa, Mark E, Heidelberger, Philip, Steinmacher-Burow, Burkhard, and Vranas, Pavlos. DMA engine for repeating communication patterns. United States: N. p., 2010. Web.
Chen, Dong, Gara, Alan G, Giampapa, Mark E, Heidelberger, Philip, Steinmacher-Burow, Burkhard, & Vranas, Pavlos. DMA engine for repeating communication patterns. United States.
Chen, Dong, Gara, Alan G, Giampapa, Mark E, Heidelberger, Philip, Steinmacher-Burow, Burkhard, and Vranas, Pavlos. Tue . "DMA engine for repeating communication patterns". United States. https://www.osti.gov/servlets/purl/1017165.
@article{osti_1017165,
title = {DMA engine for repeating communication patterns},
author = {Chen, Dong and Gara, Alan G and Giampapa, Mark E and Heidelberger, Philip and Steinmacher-Burow, Burkhard and Vranas, Pavlos},
abstractNote = {A parallel computer system is constructed as a network of interconnected compute nodes to operate a global message-passing application for performing communications across the network. Each of the compute nodes includes one or more individual processors with memories which run local instances of the global message-passing application operating at each compute node to carry out local processing operations independent of processing operations carried out at other compute nodes. Each compute node also includes a DMA engine constructed to interact with the application via Injection FIFO Metadata describing multiple Injection FIFOs where each Injection FIFO may containing an arbitrary number of message descriptors in order to process messages with a fixed processing overhead irrespective of the number of message descriptors included in the Injection FIFO.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2010},
month = {9}
}

Patent:

Save / Share:

Works referenced in this record:

Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures
journal, August 2005

  • Pande, P. P.; Grecu, C.; Jones, M.
  • IEEE Transactions on Computers, Vol. 54, Issue 8
  • DOI: 10.1109/TC.2005.134

Performance evaluation of adaptive MPI
conference, January 2006

  • Huang, Chao; Zheng, Gengbin; Kalé, Laxmikant
  • Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice of parallel programming - PPoPP '06
  • DOI: 10.1145/1122971.1122976

Directory-based cache coherence in large-scale multiprocessors
journal, June 1990

  • Chaiken, D.; Fields, C.; Kurihara, K.
  • Computer, Vol. 23, Issue 6
  • DOI: 10.1109/2.55500

Synchronization, coherence, and event ordering in multiprocessors
journal, February 1988

  • Dubois, M.; Scheurich, C.; Briggs, F. A.
  • Computer, Vol. 21, Issue 2
  • DOI: 10.1109/2.15

Overview of the Blue Gene/L system architecture
journal, March 2005

  • Gara, A.; Blumrich, M. A.; Chen, D.
  • IBM Journal of Research and Development, Vol. 49, Issue 2.3
  • DOI: 10.1147/rd.492.0195

Optimization of MPI collective communication on BlueGene/L systems
conference, January 2005

  • Almási, George; Heidelberger, Philip; Archer, Charles J.
  • Proceedings of the 19th annual international conference on Supercomputing - ICS '05
  • DOI: 10.1145/1088149.1088183

Intel 870: a building block for cost-effective, scalable servers
journal, March 2002


Blue Gene/L advanced diagnostics environment
journal, March 2005

  • Giampapa, M. E.; Bellofatto, R.; Blumrich, M. A.
  • IBM Journal of Research and Development, Vol. 49, Issue 2.3
  • DOI: 10.1147/rd.492.0319