Using reconfigurable functional units in conventional microprocessors.
Scientific applications use highly specialized data structures that require complex, latency sensitive graphs of integer instructions for memory address calculations. Working with the Univeristy of Wisconsin, we have demonstrated significant differences between the Sandia's applications and the industry standard SPEC-FP (standard performance evaluation corporation-floating point) suite. Specifically, integer dataflow performance is critical to overall system performance. To improve this performance, we have developed a configurable functional unit design that is capable of accelerating integer dataflow.
- Research Organization:
- Sandia National Laboratories
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC04-94AL85000
- OSTI ID:
- 1011665
- Report Number(s):
- SAND2010-8063
- Country of Publication:
- United States
- Language:
- English
Similar Records
The implications of working set analysis on supercomputing memory hierarchy design.
Introducing the Intel i860 64-bit microprocessor
The SISAL 2.0 reference manual
Conference
·
Mon Feb 28 23:00:00 EST 2005
·
OSTI ID:946978
Introducing the Intel i860 64-bit microprocessor
Journal Article
·
Tue Aug 01 00:00:00 EDT 1989
· IEEE (Institute of Electrical and Electronics Engineers) Micro; (USA)
·
OSTI ID:7252112
The SISAL 2.0 reference manual
Technical Report
·
Mon Dec 09 23:00:00 EST 1991
·
OSTI ID:10119309