skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Liveness as a factor to evaluate memory vulnerability to soft errors

Patent ·
OSTI ID:2222087
; ;

Memory, used by a computer to store data, is generally prone to faults, including permanent faults (i.e. relating to a lifetime of the memory hardware), and also transient faults (i.e. relating to some external cause) which are otherwise known as soft errors. Since soft errors can change the state of the data in the memory and thus cause errors in applications reading and processing the data, there is a desire to characterize the degree of vulnerability of the memory to soft errors. In particular, once the vulnerability for a particular memory to soft errors has been characterized, cost/reliability trade-offs can be determined, or soft error detection mechanisms (e.g. parity) may be selectively employed for the memory. In some cases, memory faults can be diagnosed by redundant execution and a diagnostic coverage may be determined.

Research Organization:
Nvidia Corporation, Santa Clara, CA (United States)
Sponsoring Organization:
USDOE
DOE Contract Number:
B620719
Assignee:
Nvidia Corporation (Santa Clara, CA)
Patent Number(s):
11,720,472
Application Number:
17/522,417
OSTI ID:
2222087
Resource Relation:
Patent File Date: 11/09/2021
Country of Publication:
United States
Language:
English

References (39)

System and method of recovering from soft memory errors patent November 2005
Vulnerability estimation for cache memory patent July 2015
Determination and correction of physical circuit event related errors of a hardware design patent July 2019
Methods and circuitry for identifying logic regions affected by soft errors patent March 2017
Vulnerability Estimation for Cache Memory patent-application September 2014
Methodology for fixing Qcrit at design timing impact patent October 2005
Detecting and mitigating soft errors using duplicative instructions patent February 2008
Determining the vulnerability of multi-threaded program code to soft errors patent March 2016
Improvements in Backward Analysis for Determining Fault Masking Factors patent-application March 2013
Method and apparatus for memory vulnerability prediction patent June 2020
Memory Scrubbing of Expanded Memory patent-application April 2007
Hardware execution driven application level derating calculation for soft error rate analysis patent February 2015
Systems and methods for programming configurable logic devices via USB patent May 2015
Parity protection of a register patent May 2017
Method and system of estimating a derating factor for soft errors in a circuit patent March 2013
Software initialization of USB devices on a single bus patent April 2014
Adaptive hierarchical cache policy in a microprocessor patent June 2016
Register Liveness Analysis for SIMD Architectures patent-application October 2012
Hybrid Memory Protection Method and Apparatus patent-application November 2014
Error code management in systems permitting partial writes patent July 2016
Modeling system-level effects of soft errors patent January 2012
Systems and methods for efficient memory access patent July 2015
Reducing the soft error vulnerability of stored data patent July 2009
Dynamic Cache Write Policy patent-application July 2014
System and method for correcting soft errors in random access memory devices patent-application October 2002
Method and Apparatus for Injecting Errors into Memory patent-application October 2013
Soft error detection patent November 2014
Single event upset error detection within an integrated circuit patent-application July 2007
Register transfer level simulation using a graphics processor patent November 2010
System performance simulator patent April 2013
Common interface for handling exception interface name with additional prefix and suffix for handling exceptions in environment services patterns patent August 2002
Lightweight checkpoint technique for resilience against soft errors patent May 2021
Data Storage Device and Method of Managing a Cache in a Data Storage Device patent-application August 2013
Simulation Apparatus and Simulation Method patent-application May 2013
Memory Apparatus and Methods Thereof for Preventing Read Errors on Weak Pages in a Non-Volatile Memory System patent-application October 2014
Metal oxide semiconductor (MOS) device comprising a buried region under drain patent April 2011
Object Liveness Tracking for Use in a Processing Device Cache patent-application October 2014
Determining Soft Error Infliction Probability patent-application August 2015
Detecting soft errors via selective re-execution patent January 2012

Similar Records

Related Subjects