Reduced circuit implementation of encoder and syndrome generator
An error correction method and system includes an Encoder and Syndrome-generator that operate in parallel to reduce the amount of circuitry used to compute check symbols and syndromes for error correcting codes. The system and method computes the contributions to the syndromes and check symbols 1 bit at a time instead of 1 symbol at a time. As a result, the even syndromes can be computed as powers of the odd syndromes. Further, the system assigns symbol addresses so that there are, for an example GF(2.sup.8) which has 72 symbols, three (3) blocks of addresses which differ by a cube root of unity to allow the data symbols to be combined for reducing size and complexity of odd syndrome circuits. Further, the implementation circuit for generating check symbols is derived from syndrome circuit using the inverse of the part of the syndrome matrix for check locations.
- Research Organization:
- International Business Machines Corp., Armonk, NY (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- B554331
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- Patent Number(s):
- 8,739,006
- Application Number:
- 13/168,559
- OSTI ID:
- 1132563
- Resource Relation:
- Patent File Date: 2011 Jun 24
- Country of Publication:
- United States
- Language:
- English
Similar Records
Error correcting code with chip kill capability and power saving enhancement
Quasi-cyclic binary burst error-correcting codes, MEC-SBC codes and VLSI self-checking decoders