The CDF silicon vertex trigger
The CDF experiment's Silicon Vertex Trigger is a system of 150 custom 9U VME boards that reconstructs axial tracks in the CDF silicon strip detector in a 15 {mu}sec pipeline. SVT's 35 {mu}m impact parameter resolution enables CDF's Level 2 trigger to distinguish primary and secondary particles, and hence to collect large samples of hadronic bottom and charm decays. We review some of SVT's key design features. Speed is achieved with custom VLSI pattern recognition, linearized track fitting, pipelining, and parallel processing. Testing and reliability are aided by built-in logic state analysis and test-data sourcing at each board's input and output, a common inter-board data link, and a universal ''Merger'' board for data fan-in/fan-out. Speed and adaptability are enhanced by use of modern FPGAs.
- Research Organization:
- Fermi National Accelerator Lab. (FNAL), Batavia, IL (United States)
- Sponsoring Organization:
- USDOE; USDOE Office of Energy Research (ER) (US)
- DOE Contract Number:
- AC02-76CH03000
- OSTI ID:
- 811924
- Report Number(s):
- FERMILAB-Conf-03/168-E; TRN: US0303229
- Resource Relation:
- Conference: 9th Pisa Meeting on Advanced Detectors: Frontier Detectors for Frontier Physics, La Biodola, Isola d'Elba (IT), 05/25/2003--05/31/2003; Other Information: PBD: 23 Jun 2003
- Country of Publication:
- United States
- Language:
- English
Similar Records
The GigaFitter: Performance at CDF and Perspectives for Future Applications
Developement of 3D Vertically Integrated Pattern Recognition Associative Memory (VIPRAM)