



Sandia  
National  
Laboratories

# Pathfinding Process Development for the Realization of Atomic Precision Advanced Manufacturing (APAM)-Based Vertical Tunneling Field Effect Transistors for Enhanced Energy Efficiency



*Evan M. Anderson, Christopher R. Allemang, Christopher Arose, Tzu-Ming Lu, Scott W. Schmucker, Thomas R. Sheridan, Jeffrey A. Ivie, DeAnna M. Campbell, Ashlyn P. Vigil, Alisha G. Hawkins, Philip A. Gamache, Xujiao Gao, Thomas A. Weingartner, Shashank Misra*




Sandia National Laboratories is a multimission laboratory managed and operated by National Technology & Engineering Solutions of Sandia, LLC, a wholly owned subsidiary of Honeywell International Inc., for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-NA0003525.



# Why TFETs? End of Dennard scaling & the Boltzmann limit




What does transistor scaling get you?



Dennard scaling (1975-2005): 500x increase in perf/watt  
 Transition (2005-2022): decreasing perf/watt improvement  
 Post Dennard (2022-2037): 2x increase in perf/watt

Dennard scaling requires a constant electric field




We are close to the theoretical limit for MOSFET energy efficiency

Tunnel field effect transistors (TFETs) may provide a path to lower voltage operation, but have not lived up to their promise in practice



# Why are vertical TFETs interesting?




## Traditional TFET



## Vertical geometry



Current scales with linear dimension  
Manufacturing limitation to subthreshold slope



Current scales with area, like a diode  
Quantum limitation to subthreshold slope

**Vertical TFET solves problems with current density**





→ Important to understand process variability from epitaxy through fabrication

# How does atomic precision advanced manufacturing work?




Ward, *Appl. Phys. Lett.* (2017)

$T \sim 1000^\circ C$




APAM produces atomic-scale abruptness, ultra-high n-type carrier density, confinement → all needed for VTFET to function

# Band-to-band Epitaxial Area tunneling TransistorS (BEATS)




→ Should not deplete when gate field increases



→ Size quantization should be irrelevant

Tunnelling process is sensitive to the thickness and quality of Si above the APAM layer





→ Many sub-bands occupied, not just heaviest ones (least tunneling)

# Epi Silicon Layer Growth Condition Tradeoffs




## Lowest Temperature Growth




**Single charged impurity may change current by order of magnitude**

[J. P. Mendez *et al.*, Phys. Rev. Appl., 2023]


## Higher Temperature Growth



## Our Data



## Literature Data



[S. R. McKibbin *et al.*, Physica E, 2010]




Variation between research groups and tradeoff between dopant stability and cap layer quality

# Challenges and Approach to Studying Quality of Cap Si




## Challenges:

### Transmission Electron Microscopy



Does not provide information about electronic quality

### Delta Layer Measurements




Weak Localization Thickness (nm)	SIMS Thickness (nm)
$0.85 \pm 0.04$	$\sim 3$

[J. A. Hagmann *et al.*, Applied Physics Letters, 2018]

Dominated by delta layer

## Approach:

### PMOS without delta layer




#### Requires:


- Compatible gate stack
- Compatible ohmic contacts

Transistor may allow simple electronic qualification of cap Si


# PMOS Process for APAM



0) Starting material



1) Flash clean in UHV




2) Epitaxial Si cap growth (10 nm)





3) Mesa etch and field oxide




4) Silicide contacts

XRD after 20 min 400°C Anneal in Argon



0.81 eV Barrier to conduction band  
(good p-type contact)



# PMOS Process




5) Gate stack





Adapted from [T.-M. Lu et al., Silicon Nanoelectronics Workshop, 2021]



6) Via and bond pads




# First Room Temperature PMOS in Epi Si



With functioning PMOS transistors, can we learn anything about the APAM cap Si?

# Sample Characteristics






- **Field effect mobility** – how well can the carriers move through the semiconductor and near the surface?
- **Threshold voltage** – at what gate voltage does the device turn on?
- **Subthreshold swing** – how fast does the device transition from off to on?
- Off current – how much current is flowing in the off state?

	$\mu_{FE,lin}$ ( $\text{cm}^2\text{V}^{-1}\text{s}^{-1}$ )	$V_t$ (V)	$SS$ ( $\text{mV dec}^{-1}$ )	$ I_{off} $ (nA)
Sample 1	72	-2.4	396	0.49
Sample 2	83	-2.7	680	6.80
Sample 3	90	-0.6	492	0.41

Large sample to sample or run to run variation may dominate intentional changes.

# Potential Sources of Variation from Microfabrication




Need confidence in each to eliminate microfabrication as source of variation.

# Next Steps




## Verify with Starting Material



- Similar variation → evaluate process
- Minimal variation → next step

## Evaluate Epi Cap Process Material for Variation



- Material characterization
- PMOS
  - Minimal variation → next layer


- Material characterization

# Conclusions




Multiple sources of device variability exist that impact the realization of a vertical TFET with SS <60 mV/decade

## Potential Fab Variations




## Potential Impacts

Interface Roughness → Field effect mobility



Fixed Charge → Field effect mobility  
Threshold voltage




Interface States → Field effect mobility  
Subthreshold swing




Contact Properties → Off current

## Epitaxial Variations




## Dopant Segregation



With working PMOS, can now test and eliminate sources of variability ahead of realizing a vertical TFET with APAM


# Backup slides



# Potential Sources of Variation from Epi Cap Process



## UHV Flash



## Epi Cap Silicon Growth



- Flash unintentionally diffuses boron into the epi layer
- Changes in doping could change:
  - **Threshold voltage**
  - Off current


- The epi cap Si grows with defects/dopants
- Changes in doping could change:
  - **Threshold voltage**
  - Off current
- Changes in defects could change:
  - **Field effect mobility**
  - **Subthreshold swing**

These potential sources of variation may also impact tunnelling from a delta layer

# Low Temperature Growth Defects




## Tunneling Electron Microscopy



Cap Si becomes amorphous towards surface

## Secondary Ion Mass Spectroscopy Depth Profile



[E. M. Anderson *et al.*, Journal of Physics: Materials, 2020]


Al and O incorporated into Si cap

Low temperature growth = defective cap layer

# Compatible Ohmic Contact Process




## Platinum Silicide Process Flow



Silicide formation within thermal budget


## XRD after 20 min 400°C Anneal in Argon




# APAM Compatible Gate Stack



## Gate Stack Process Flow



## Multifrequency Capacitance-Voltage



Adapted from [T.-M. Lu et al., Silicon Nanoelectronics Workshop, 2021]

APAM compatible ALD gate stack process with good interface

# Boron Concentration after Flash

