



Sandia
National
Laboratories

Mitigation of Reverse Leakage Current and Charge Trapping in GaN Schottky Barrier Diodes

Amelia Peterson, Kim Kropka, Anthony Rice,
Albert Colon, Jason Neely, Greg Pickrell

EMC 2024

June 26th, 2024



Sandia National Laboratories is a multimission laboratory managed and operated by National Technology & Engineering Solutions of Sandia, LLC, a wholly owned subsidiary of Honeywell International Inc., for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-NA0003525.

Overview

- GaN Schottky diodes have potential use in **high-power** and **fast-switching** applications.
- Decrease perimeter leakage and hysteretic charging effects with passivation processes.**
- 10 μ m **MOCVD n-GaN (~1E16cm⁻³)** on 110 μ m n+-GaN substrate ~(1E18cm⁻³)
- Anode diameters **250 μ m, 500 μ m, 750 μ m** to study perimeter vs bulk leakage
- Repeat treatments of 5 min UV/O3 at 200C and 5 min in 49% HF around anode.

Table 1: Passivation treatments for wafers in this study. Average leakage current density for 250 μ m devices and hysteresis voltage, V_{hys} , for 750 μ m devices.

Wafer	Passivation Treatment	J_{leak} at -100V (μ A/cm ²)	V_{hys} (V)
A-1	20min 50C downstream plasma ash in O ₂ atm	316	N/A
A-2	1x (UV/O3 +HF) + UV/O3	0.316	240
B	3x (UV/O3 +HF) + UV/O3	0.148	519
C-1	3x (UV/O3 +HF) + UV/O3	0.032	N/A
C-2	5x (UV/O3 +HF) + UV/O3	0.032	N/A





Fig. 1: Process flow and cross-sectional view for Pd-GaN Schottky diode.



Results: Leakage Current Reduction

Wafer A-1 & Wafer A-2 Post-Treatment Results




Fig. 2: FB (top) and RB (bottom) I-V curves for wafer A-1 (left) & A-2 (right) (750um devices).

- Wafers A-1 and A-2 quarters from same wafer
- Wafer A-2 shows **improvement of both FB and RB**.

Table 2: Comparison of average values for all device sizes.

Wafer	A-1	A-2	A-1:A-2
η	1.23	1.14	1.08
J_{leak} at 100mV (mA/cm ²)	22.5	8.97	2.51
J_{leak} at -100V (μA/cm ²)	250	97.7	2.56
Yield	50%	81%	0.62

Wafer A-1 & A-2: Current Density at -100V vs Anode Size




Fig. 3: Box chart and histogram for J_{leak} at -100V for different anode sizes.

- Wafer A-2 1 shows improvement by a factor of about 2 for 750um and 500um devices.
- **Improvement of 1000x** for 250um devices.
- Wafer A-1: **Perimeter leakage dominates**
- Wafer A-2: **Bimodal**. Bulk or perimeter leakage. **Leakage depends on size**.

Table 3: Locations of largest histogram peak for each device size. P2/P1 is the ratio of the peaks.

Wafer	A-1	A-2	A-1:A-2
750um peak ($\mu\text{A}/\text{cm}^2$)	126	56.2	2.24
500um peak ($\mu\text{A}/\text{cm}^2$)	252	100	2.52
250um peak ($\mu\text{A}/\text{cm}^2$)	316	0.316	1000


Current Density for multiple UV/O3+HF treatments



- Multiple repeats of UV/O3+HF reduces leakage further
- Another **10x reduction** in leakage in 250um devices with 3x repeats
- Bimodal statistics observed in Wafer B 750um devices
- More than 3x repeats does not improve performance further**

Table 4: Locations of largest histogram peak for each device size.

Wafer	A-1	A-2	B	C-1	C-2
Passivation Treatment	Plasma Ash	1x (UV/O3 +HF) + UV/O3	3x (UV/O3 +HF) + UV/O3	3x (UV/O3 +HF) + UV/O3	5x (UV/O3 +HF) + UV/O3
750um peak ($\mu\text{A}/\text{cm}^2$)	126	56.2	178	3.16	5.62
500um peak ($\mu\text{A}/\text{cm}^2$)	252	100	5.62	0.562	1
250um peak ($\mu\text{A}/\text{cm}^2$)	316	0.316	0.148	0.032	0.032



Results: Reduction of Charging Effects

Hysteretic Charging Effect in Pd/GaN diode



- FB & RB current increases after certain RB voltage, V_{hys} .
- Appears as parallel conduction path
- Increase in current recovers after hours
- If held at V_{hys} , early breakdown occurs at device perimeter.
- V_{hys} is sensitive to surface treatments.




Fig. 4: (left) FB IV and (right) RB IV before and after hysteresis is triggered.




Fig. 5: Early breakdown when device is held at V_{hys} .

Effect on Charge Trappings

- UV/O3+HF treatments **increase V_{hys}**
- Average V_{hys} on A-2 increases from **130V** to **240V** after passivation
- 3x UV/O3 + HF increases V_{hys} to **519V**
- Smaller devices tend to have higher V_{hys} with more variability.
- Charge trapping is likely caused by surface defect with low density.**

Wafer	Passivation Treatment
A-2	1x (UV/O3 +HF) + UV/O3
B	3x (UV/O3 +HF) + UV/O3




Fig. 6: Hysteresis voltages for each wafer.




Fig. 7: Hysteresis current density vs voltages by anode size for wafer B.

Conclusions



- (UV/O₃ + HF)+UV/O₃ treatment has been shown to reduce RB leakage current density by a **factor of 1E4**.
- Best results: **3x repeats of 5 min UV/O₃ at 200C and 5 min 49% HF follow by an additional 5 min UV/O₃ at 200C**.
- Eliminates perimeter leakage for some devices.
- Mitigates surface defect that causes current hysteresis and early breakdown – V_{hys} increased from **130V to 519V**.
- **Possible Mechanisms:**
 - Passivating surface states through dense GaO growth
 - Removal of surface contaminants
- **Future work:**
 - Identify cause of large improvement in smaller devices
 - Modify UV/O₃+HF treatment to further reduce reverse bias leakage

The background of the slide features a wide-angle aerial photograph of a city, likely Salt Lake City, Utah, during the day. The city is nestled in a valley with the Wasatch Mountains visible in the background. The foreground shows a mix of residential and industrial areas with various buildings and roads.

Questions and Comments
