



## 22FDX Cryogenic Modeling

Olivia Seidel<sup>1,\*</sup>, Davide Braga<sup>1</sup>, Andy Pender<sup>2</sup>, Hung-Chi Han<sup>3</sup>, Edoardo Charbon<sup>3</sup>, Farah Fahim<sup>1</sup>

<sup>1</sup> Fermilab, <sup>2</sup> Synopsys, <sup>3</sup> EPFL,

\* Graduate student at UTA

IceQubes 2024

This manuscript has been authored by Fermi Research Alliance, LLC under Contract No. DE-AC02-07CH11359 with the U.S. Department of Energy, Office of Science, Office of High Energy Physics.


# Overview

- 22FDX for Analog/RF design
- 22nm FDSOI: 4K device models
  - EKV models
  - Brief overview of main changes in device performance
  - Cryo PDK models (BSIM-IMG)
- Future work



Olivia Seidel, Fermilab, UTA  
Graduate Student

# Fully Depleted-Silicon on Insulator (FDSOI) for RF/Analog Design




Drain current output as a function of gate voltage for an eglvt flavor nfet device with Gate length=0.2 $\mu$ m and Width=2 $\mu$ m [1]

- **Threshold Voltage increases** (due to substrate freezing)
- Availability of a “**back-gate**” in FDSOI technologies to lower the threshold and counter cryogenic increase

# 22FDX Advantages for RF/Analog Design


- Confined electrons in an undoped channel and total dielectric isolation → ultra low leakage
- Fully depleted → lower power
- Tighter  $V_T$  distribution
- Low parasitics → faster switching
- Ultra thin body → Reduced short channel effect, DIBL
- Back gate used to recover threshold shift at cryo → critical for low power at cryo



[1]



# 22FDX cryoChips at Fermilab



- **GF\_test chip:** (11/21) Various designs
- **Michigan:** (07/22) 10 GHz PLL, VCO, 4 x 1GSPS ADCs, SRAM
- **Cryogenic Ion trap controller:** (01/23) 16 channel Ion trap control chip;
- **Si Photonic driver/receiver;**
- **cryoAI:** ultrafast NN for anomaly detection;
- **SQUIDDAC:** SLUG\_biasing; various level shifter test structures
- **Glebe:** (with Microsoft) 10 GSPS ADC
- **Sunrock:** 32 channel SNSPD readout with ~ps time tagging

# Overview of Fermilab's 22FDX Cryo-CMOS modeling activities

Fermilab is leading several activities for the cryogenic characterization of 22FDX transistors:

With EPFL:

- Measurements of transistors at 4K
- Development of simplified EKV model for analog design
- Low noise test structure measurements

With Synopsys:

- Extraction of PDK-compatible BSIM-IMG (independent multi-gate) for 4K

In-house:

- Measurement and modeling of high voltage devices at 4K (BOXFET, LDMOS)
- ML/AI for Cryo-modeling



# 22FDX Cryogenic modeling - EKV


Collaboration with EPFL (Han, Enz, Charbon) for simplified EKV (S-EKV) modeling for inversion coefficient design methodology (for analog design)

Only four parameters:

1.  $n$  = slope factor
2.  $I_{\text{spec}}$  = specific current
3.  $V_{T0}$  = threshold voltage without short-channel effects
4.  $\lambda_c$  = parameter for velocity saturation

Developed an open-source Python-based parameter extractor (SEKV-E) for the simplified EKV (sEKV) model

<https://gitlab.com/moscm/sekv-e>



**FIGURE 5.** Applying SEKV-E to a pMOS device of 22 nm FDSOI technology in saturation with  $V_{\text{back}} = 0$  V [14] from room temperature down to deep cryogenic temperature. The legend in (b) shows the percent error.

**EPFL**

- Han, Hung-Chi, Antonio D'Amico, and Christian Enz. "Comprehensive Design-oriented FDSOI EKV Model." *2022 29th International Conference on Mixed Design of Integrated Circuits and System (MIXDES)*. IEEE, 2022.
- H.-C. Han, F. Jazaeri, Z. Zhao, S. Lehmann, C. Enz, "An improved subthreshold swing expression accounting for back-gate bias in FDSOI FETs", in *Solid-state Electronics*, vol. 202, 108608, April 2023. Doi: [10.1016/j.sse.2023.108608](https://doi.org/10.1016/j.sse.2023.108608)
- Han, Hung-Chi, et al. "In-depth cryogenic characterization of 22 nm FDSOI technology for quantum computation." *2021 Joint International EUROSIOI Workshop and International Conference on Ultimate Integration on Silicon (EuroSIOI-ULIS)*. IEEE, 2021.
- Han, Hung-Chi, et al. "Cryogenic RF Characterization and Simple Modeling of a 22 nm FDSOI Technology." *ESSDERC 2022-IEEE 52nd European Solid-State Device Research Conference (ESSDERC)*. IEEE, 2022.
- H. -C. Han, A. D'Amico and C. Enz, "SEKV-E: Parameter Extractor of Simplified EKV I-V Model for Low-Power Analog Circuits," in *IEEE Open Journal of Circuits and Systems*, vol. 3, pp. 162-167, 2022, doi: [10.1109/OJCS.2022.3179046](https://doi.org/10.1109/OJCS.2022.3179046).



## Measurement data:

### **EGLVT Flavor N/PFet 300K/3.8K ( $V_b=0$ ):**

- Gate lengths: 0.07/0.2/2 $\mu$ m
- Gate widths for each length: 0.16/0.5/2 $\mu$ m
- $V_d=0.01, 1.2, 1.5, 1.8$ V for various Transfer Characteristics
- $V_g=1.0, 1.4, 1.8$ V for various Output Characteristics



### **SLVT Flavor N/PFet 300K/3.8K:**

- Gate lengths: 20nm-500nm for Gate Width=1 $\mu$ m
- Gate Widths: 120-500nm for Gate Length=20nm
- $V_d=0.01/1.0/1.5/1.8$ V at  $V_b=0$  for various Transfer Characteristics
- $V_g=1.0/1.4/1.8$ V at  $V_b=0$  for various Output Characteristics
- High and low Drain for  $V_b=0.5/1/1.5/2$  on nFet device of  $L=0.5/W=1\mu$ m
- High and Low Drain for  $B_b=-4/-2/0/2/4$  on pFet devices of  $L=0.5/W=1\mu$ m




# Mystic Software

- Synopsys SPICE model extraction tool for creating **automated parameter extraction** methodologies Integrated in the Synopsys Sentaurus Workbench TCAD platform
- Use **Synopsys Primesim HSPICE** as circuit simulator
- Features an interactive GUI, a custom **Python scripting environment**, and an extensive **optimization library** for finding the best parameter set for the selected SPICE model



# Our Model Approach



- Start with foundry PDK provided by GF --> **re-extract** the parameters we think will change at cryo
- Constrain the parameters to reasonable ranges based on physics expectations and literature when applicable
- **Isothermal** model at 3.8K
- Change the input pdk:
  - BSIM-IMG 102.8 doesn't include effects like subthreshold slope saturation [14][18] (but the latest [BSIM-IMG 102.9.6](#) does)
  - We model that by setting **temp** to the value where our **subthreshold slope saturates**
  - **Set temp = tnom** to remove temp dependent params
- Extracted values back into the PDK



Subthreshold Swing Saturation as a function of Temperature for various devices [18]

# Setting TNOM Value

Adjust temp=tnom and find where the subthreshold slope best fits:




# Subthreshold Current Jumps


Some short channel lengths show this effect in our measurement data

This is caused by resonant tunneling via the ionized dopant [15] [16] [19]

These effects are not modeled for the time being, but can be modeled via Verilog wrappers (see S. Bonen presentation and S. Tripathi paper)



Tripathi, S. Pati, et al. "Characterization and modeling of quantum dot behavior in FDSOI devices." *IEEE Journal of the Electron Devices Society* 10 (2022): 600-610.







## Behavior Changes at Cryogenic Temperatures

- Electron Mobility [2]
- Phonon scattering, coulomb scattering [3]
- Capacitance effects [4]
- Resistance due to self-heating [5]
- Source drain extension resistance [6]
- Velocity saturation [7][8]
- Work function [7][9]
- Subthreshold slope [10]
- Drain induced barrier lowering [11]
- ...etc


# Threshold Voltage Expectation at Cryogenic Temperatures

- Increase in  $V_t$  as temperature decreases seen in 28nm FDSOI [12]
- Our 22nm FDSOI data reflects this trend, with an average 250 mV difference in  $V_t$  across all lengths/widths:



Used **fixed current criteria** rather than GmMax to get a smoother roll off across geometries (GmMax method in backup slides)


**High drain** roll-off usually shows a **bigger difference in  $V_t$  because of DIBL**, at cryo we want  $V_t$  geometry dependence to be **more linear**, which is seen in the rightmost plot



$|V_t|$  vs temperature at  $V_d = 50$  mV using maximum transconductance method for a 28nm FDSOI pmos device at  $V_b = 0$ , taken from [12]

# Velocity Saturation Expectation at Cryogenic Temperatures

Decrease in impact of velocity saturation seen in 28nm FDSOI [7][8]



b) Normalized transconductance efficiency versus the inversion coefficient for nMOS  $W/L = 3 \mu m / 28 nm$ , showing a decreased velocity saturation effect at 4.2 K. [7]




Figure 10: Modeling the normalized transconductance efficiency at 300, 77, and 4.2 K in a short 28-nm FDSOI nMOS in saturation. Model parameters are given in the figure. [8]


# Source/Drain Resistance Expectation at Cryogenic Temperatures

- In 22nm FDSOI a **11-15% decrease** seen in S/D resistance [13]
- Improvement in gate resistance:
  - Prwg** models gate dependence of S/D resistance in BSIM 102.9.6, and as it **increases, overall resistance should decrease** (Our models reflect this)


From BSIM-IMG 102.9.6 Manual:

$$R_{source} = \frac{1}{W_{new}^{WR} \cdot NF} \cdot \left( RSWMIN(T) + \frac{RSW(T)}{1 + PRWG \cdot V_{gs,eff}} \right) + R_{s,geo}$$

$$R_{drain} = \frac{1}{W_{new}^{WR} \cdot NF} \cdot \left( RDWMIN(T) + \frac{RDW(T)}{1 + PRWG \cdot V_{gd,eff}} \right) + R_{d,geo}$$



Source/drain series resistance ( $R_{se}$ ,  $R_{de}$ ) improve by 15% at 5.5 K [13]




Reduced resistivity of gate metal contact (NiSi) and poly-Si cause gate resistance ( $R_g$ ) reduction at cryogenic temperature. [13]



# Mobility Expectation at Cryogenic Temperatures

- Effective mobility is made of three main components:
  - Lattice vibration-induced scattering
  - Scattering on impurities (Coulomb and phonon scattering)
  - Surface Roughness Scattering
- At cryogenic temperatures Coulomb Scattering becomes more dominant increasing mobility [2]



Effective Mobility Temperature dependence in 28nm FDSOI [3]

# BSIM-IMG Recommended Strategy as a Basis




Figure 13: Parameters Extraction Procedure in BSIM-IMG Model.

# Building an Extraction Strategy

- **Stages:** Contain *groups of isolated parameters* that mainly influence each other
- **Steps:** Subgroups of parameters that impact *various target regions* of the curves within each stage
- **Loop:** Repeat Steps until a good fit is reached

## **Example: Stage 1**




( $u_0, u_a, u_d, r_{dw}, r_{sw}, c_{it}, \phi_{ig1}$ ) impact Low Drain Bias curve

**Step 1:** ( $\phi_{ig1}, c_{it}$ ) fit to subthreshold region

**Step 2:** ( $u_0, u_a, u_d$ ) fit to  $I_{on}$  region

**Step 3:** ( $r_{dw}, r_{sw}$ ) fit to threshold voltage region


Loop steps 1-3 until a good fit requirement is met




## Results of our Cryo PDK:



# EGLVT Lengths 70-2000nm:




# SLVT Lengths 30-500nm:



# Errors across Figures of Merit for all Lengths and Widths (EG Devices)

Found by taking the percentage error between data simulated using the extracted model and the measurement data (for transfer characteristics):






# AI/ML Modelling for Extreme Environments

Fermilab has expertise with AI across a wide array of tasks and methods

- Develop robust models, adaptable across domains (temperatures)

We are currently considering 3 scenarios:

1. PDK compatible SPICE models using AI/ML extracted parameter values
  - Use AI/ML to enhance specialized tools, ameliorate difficulties for modelling engineers, rapidly develop models for extreme environments
2. Make a data driven model that bypasses compact models all together
  - This is where most of the work in AI/ML based transistor modeling has been done
3. Collaborate with Synopsys to integrate AI/ML in their tools. Expertise with AI across a wide array of tasks and methods







# In House ML Algorithm for Cryo-Modeling (In Progress)

**Goal:** Find optimal value of 16 parameters using machine Learning

- **Inputs:** Drain current that is dependent on gate length (L), width (W), gate voltage (Vg), drain voltage (Vd), and a 39 count parameter set (P)
  - $I_d = f(L, W, V_g, V_d, P)$
- **Outputs:** Optimal values for all 39 parameters that can simulate data using HSPICE as close as possible to the actual measurement data values
- Training the impact of changing a model parameter on drain current. Cadence simulated data from PDK model at 50K
- Starting algorithm that predicts one parameter to the accuracy needed





# Future work

- **Complete 4K PDK-compatible models**, including back gate biasing
- Develop 4K static **timing libraries** for standard cell library
- Cryogenic **noise measurements**
- Quantify cryogenic **measurement error**
- **AI/ML** modeling and extraction for cryo-PDK development for extreme environment
- Develop cryo-PDK for **GF 28HV**

Work supported by the U.S. Department of Energy, Office of Science (Microelectronics Codesign), URA Visiting Scholars Fellowship, and Fermilab LDRD.

# Works Cited



- [1] Lotfi, Nima, et al. "A single-channel 18.5 GS/s 5-bit flash ADC using a body-biased comparator architecture in 22nm FD-soi." *2019 IEEE International Symposium on Circuits and Systems (ISCAS)*, 2019, <https://doi.org/10.1109/iscas.2019.8702505>.  
"A Single-Channel 18.5 GS/s 5-bit Flash ADC using a Body-Biased Comparator Architecture in 22nm FD-SOI"
- [2] Tang, Zhidong, et al. "Cryogenic CMOS RF device modeling for Scalable Quantum Computer Design." *IEEE Journal of the Electron Devices Society*, vol. 10, 2022, pp. 532–539, <https://doi.org/10.1109/jeds.2022.3186979>.
- [3] Beckers, Arnout, Farzan Jazaeri, Heorhii Bohuslavskyi, et al. "Characterization and modeling of 28-NM FDSOI CMOS technology down to cryogenic temperatures." *Solid-State Electronics*, vol. 159, 2019, pp. 106–115, <https://doi.org/10.1016/j.sse.2019.03.033>.
- [4] Inaba, Takumi, et al. "Importance of source and drain extension design in cryogenic MOSFET operation: Causes of unexpected threshold voltage increases." *Applied Physics Express*, vol. 15, no. 8, 2022, p. 084004, <https://doi.org/10.35848/1882-0786/ac819b>.
- [5] Hart, P. A. 't, Babaie, M., Vladimirescu, A., & Sebastiano, F. (2021, June 15). *Characterization and modeling of self-heating in nanometer bulk-CMOS at cryogenic temperatures*. arXiv.org. <https://arxiv.org/abs/2106.07982>
- [6] Importance of source and drain extension design in ... - iopscience. (n.d.-a). <https://iopscience.iop.org/article/10.35848/1882-0786/ac819b>
- [7] Beckers, Arnout, et al. "Cryogenic characterization of 28 nm bulk CMOS technology for quantum computing." *2017 47th European Solid-State Device Research Conference (ESSDERC)*, 2017, <https://doi.org/10.1109/essderc.2017.8066592>.
- [8] Author links open overlay panel Arnout Beckers a, et al. "Characterization and Modeling of 28-NM FDSOI CMOS Technology down to Cryogenic Temperatures." *Solid-State Electronics*, Pergamon, 21 Mar. 2019, [www.sciencedirect.com/science/article/pii/S0038110119301443](http://www.sciencedirect.com/science/article/pii/S0038110119301443).
- [9] Beckers, Arnout, Farzan Jazaeri, and Christian Enz. "Cryogenic mos transistor model." *IEEE Transactions on Electron Devices*, vol. 65, no. 9, 2018, pp. 3617–3625, <https://doi.org/10.1109/ted.2018.2854701>.
- [10] Bohuslavskyi, H., et al. "Cryogenic subthreshold swing saturation in FD-soi mosfets described with band broadening." *IEEE Electron Device Letters*, vol. 40, no. 5, 2019, pp. 784–787, <https://doi.org/10.1109/led.2019.2903111>.
- [11] Chen, Zehua, et al. "Temperature dependences of threshold voltage and drain-induced barrier lowering in 60NM gate length MOS transistors." *Microelectronics Reliability*, vol. 54, no. 6–7, 2014, pp. 1109–1114, <https://doi.org/10.1016/j.microrel.2013.12.005>.
- [12] Bhardwaj, Anuj, et al. "Narrow-width effects in 28-nm FD-SOI transistors operating at cryogenic temperatures." *IEEE Journal of the Electron Devices Society*, vol. 11, 2023, pp. 22–29, <https://doi.org/10.1109/jeds.2022.3233302>.
- [13] Chakraborty, Wriddhi, et al. "Characterization and modeling of 22 nm FDSOI Cryogenic RF CMOS." *IEEE Journal on Exploratory Solid-State Computational Devices and Circuits*, vol. 7, no. 2, 2021, pp. 184–192, <https://doi.org/10.1109/jxcddc.2021.3131144>.
- [14] G. Pahwa, P. Kushwaha, A. Dasgupta, S. Salahuddin, and C. Hu, "Compact modeling of temperature effects in fdsoi and finfet devices down to cryogenic temperatures," *IEEE*, 2021.
- [15] Han, Hung-Chi, et al. "Analytical modeling of source-to-drain tunneling current down to cryogenic temperatures." *IEEE Electron Device Letters*, vol. 44, no. 5, 2023, pp. 717–720, <https://doi.org/10.1109/led.2023.3254592>.
- [16] Tripathi, S. Pati, et al. "Characterization and modeling of quantum dot behavior in FDSOI devices." *IEEE Journal of the Electron Devices Society* 10 (2022): 600-610 <https://doi.org/10.1109/JEDS.2022.3176205>
- [17] Braga, Davide, Shaorui Li, and Farah Fahim. "Cryogenic electronics development for high-energy physics: An overview of design considerations, benefits, and unique challenges." *IEEE Solid-State Circuits Magazine* 13.2 (2021): 36-45. <https://doi.org/10.1109/MSSC.2021.3072804>
- [18] A. Beckers, F. Jazaeri and C. Enz, "Theoretical Limit of Low Temperature Subthreshold Swing in Field-Effect Transistors," in *IEEE Electron Device Letters*, vol. 41, no. 2, pp. 276-279, Feb. 2020, doi: 10.1109/LED.2019.2963379.
- [19] H. -C. Han, Z. Zhao, S. Lehmann, E. Charbon and C. Enz, "Analytical Modeling of Cryogenic Subthreshold Currents in 22-nm FDSOI Technology," in *IEEE Electron Device Letters*, vol. 45, no. 1, pp. 92-95, Jan. 2024, doi: 10.1109/LED.2023.3331022.

# Backups

EGLVT Lengths  
70-2,000nm:


● Measurement Data  
■ Our Cryo PDK

SLVT Lengths  
30-500nm :




# Threshold Voltage Expectation at Cryogenic Temperatures

- Increase in  $V_t$  as temperature decreases seen in 28nm FDSOI [12]
- Our 22nm FDSOI data reflects this trend, with an average 250 mV difference in  $V_t$  across all lengths/widths:



Used **fixed current criteria** rather than GmMax to get a smoother roll off across geometries (GmMax method in backup slides)


**High drain** roll-off usually shows a **bigger difference in  $V_t$  because of DIBL**, at cryo we want  $V_t$  geometry dependence to be **more linear**, which is seen in the rightmost plot



**FIGURE 4.**  $|V_t|$  vs Temperature at  $|V_{ds}|=50$  mV using maximum transconductance method for (a) nMOS and (b) pMOS, (c)  $\Delta V_t$  vs temperature using maximum transconductance method. The back-gate bias ( $V_{bs}$ ) = 0 V. [12]




# Workflow









# AI at Fermilab

- Expertise with AI across a wide array of tasks and methods
  - Develop robust models, adaptable across domains (temperatures)
- For this project, develop regression and surrogate models
  - Potentially explore inductive bias / physics-informed models based on physics knowledge/PDEs; e.g. BSIM-IMG model





# Deep Underground Neutrino Experiment (DUNE)





# Operation in liquid Argon


## "Warm" vs. "Cold" Electronics

### Requirements

- Negligible risk of failure due to the hot carrier effect (less than 0.7% channel failure in **30 years of operation**)
- Total power consumption <50 mW/channel.
- Fully functional at both room temperature and liquid argon temperature;
- Both control and data links must operate with negligible error rate over cables up to ~30m in length.

### Benefits of operating in liquid Argon:


- The **charge carrier mobility** in silicon is higher and thermal fluctuations are lower at liquid argon temperature than at room temperature. For CMOS electronics, this results in substantially **higher gain** and **lower noise** (by about a factor of two) at liquid argon temperature than at room temperature, which greatly extends the reach of the DUNE physics program.
- Mounting the front-end electronics on the anode plane array (APA) frames also **minimizes the input capacitance**.
- Placing the digitizing and multiplexing electronics inside of the cryostat allows for a **reduction in the total number of feed-throughs** into the cryostat, **reducing the expense and complexity** of the experiment.



# DUNE cryogenic ASICs

- 16-channel front-end ASICs for amplification and pulse shaping (**LArASIC** - BNL);
- 16-channel 12-bit ADC ASICs operating at 2 MHz (**ColdADC** – LBNL+FNAL+BNL);
- 64-channel control and communications ASICs (**COLDATA** – FNAL+SMU)
- Large number of components requiring testing and qualification at both roomT and LAr
- Future proposed pixelated readout schemes with >100M channels (<100μW/channel), SiPh for readout and power delivery, chiplet-based or monolithic chips with integrated sensing, computing and communication


Element	Quantity
TPC wires (channels)	384K
Anode plane array (APA)	150
Front End Mother Board (FEMB)	3000
FE ASIC	24000
ADC ASIC	24000
COLDATA ASIC	6000



Large scientific experiments challenges and requirements:

- Performance (low noise, low power)
- Thermal and system constraints (e.g feedthroughs)
- Reliability (lifetime, SEE)
- Large # channels
- Radiopurity, etc.

... not too dissimilar to the challenges of scalable quantum computers







# Lifetime studies, modeling, and custom library development

Hot carrier induced lifetime degradation can be avoided by limiting  $V_{ds}$  and/or increasing  $L$

→ We derated the nominal supply by 10% and created a custom digital library with increased  $L$  (90nm)

The custom library (~230 cells) was characterized for static timing analysis (timing and power across corners) for digital synthesis and place and route.



The predicted lifetime for 130 nm nMOS devices reaches 20 years provided the drain voltages are reduced from the nominal, room temperature value of 1.5 V to a cryogenic temperature value of 1.49 V.

As noteworthy as this prediction is, the 65 nm nMOS device is even more resistant to cryogenic hot carrier degradation. Its nominal, room temperature voltage of 1.2 V is already lower than the maximum allowable cryogenic temperature voltage of 1.3 V.

FERMILAB/SMU: J. R. Hoff, et al., IEEE TRANS. ON NUCLEAR SCIENCE, VOL.59, NO.4, AUGUST 2012  
BNL: Shaorui Li, et al., IEEE TRANS. ON NUCLEAR SCIENCE, VOL.60, NO.6, DECEMBER 2013  
FERMILAB/SMU: Guoying Wu, et al., IEEE TRANS. ON DEV. AND MATERIALS RELIABILITY, VOL.14, NO.1, MARCH 2014  
FERMILAB/SMU: J.R.Hoff, et al., "Cryogenic Lifetime Studies of 130nm and 65nm CMOS Technologies for High-Energy Physics Experiments, in publishing in IEEE TRANS. ON NUCLEAR SCIENCE

# Behavior Expectation at Cryogenic Temperatures

## Threshold Voltage:

- Increase in  $V_t$  as temperature decreases seen in 28nm FDSOI [12]
- Our 22nm FDSOI data reflects this trend, with an average 250 mV difference in  $V_t$  across all lengths/widths:

## Velocity Saturation:

Higher field needed to reach velocity saturation seen in 28nm FDSOI [7][8]

## Source/Drain Resistance:



- In 22nm FDSOI a 11-15% decrease seen in S/D resistance [13]
- Prwg models gate dependence of S/D resistance in BSIM 102.9.6, and as it increases, overall resistance should decrease (Our models reflect this)

## Carrier Mobility:

Effective mobility is made of three main components:


- Lattice vibration-induced scattering
- Scattering on impurities (Coulomb and phonon scattering)
- Surface Roughness Scattering

At cryogenic temperatures Coulomb Scattering becomes more dominant increasing mobility [2]



Effective Mobility  
Temperature  
dependence in 28nm  
FDSOI [3]

# CV Temperature Dependence



Not a significant change with temperature, so we are not modeling this for now

Conventional Ring Oscillator Delay

Approach 1:

We model  $t_{pLH} = \frac{C_L V_{DD}}{2I_p}$  and  $t_{pHL} = \frac{C_L V_{DD}}{2I_n}$

For the Long Channel Model,  $I_n = \frac{1}{2} \beta_n (V_{dd} - V_{thn})^2$  (derived by assuming that the input switches instantaneously from low to high, and so  $V_{ov}$  remains at  $V_{dd} - V_{thn}$  for the whole transition).

Approach 2:

We model  $t_{pLH} = \ln(2) R_{eqp} C_L$  and  $t_{pHL} = \ln(2) R_{eqn} C_L$

And we can derive the resistances as approximately  $\approx \frac{3V_{dd}}{I_{DSATn}} \left(1 - \frac{7}{9} \lambda V_{dd}\right)$

Source: Improved\_Accuracy\_tprop\_of\_SE\_ring\_oscillator.pdf

Using EKV Parameters in this Conventional Model

The goal is to measure the drain current of a MOSFET (and thus get a 1<sup>st</sup>-order estimate of ring oscillator speed) with the particular parameters for low-temp versus high-temp.

I installed SEKV-E using pip3 install sekv.

SEKV-E Documentation: <https://moscm.gitlab.io/sekv-e/modules.html>

With a little help from Hung-Chi, I was able to reproduce the 28nm FDSOI characterization I found in their earlier paper:





Figure 9: Modeling short 28-nm FDSOI nMOS down to 4.2 K. Model parameters are given in Table 3.

Temperature [K]	n	V <sub>TO</sub> [V]	I <sub>spec</sub> [nA]	L <sub>eff</sub> [nm]
4.2	2.2	0.47	75	5
77	1.7	0.46	175	8
110	1.47	0.45	195	8.5
160	1.38	0.43	335	9
210	1.34	0.41	505	10
300	1.3	0.37	835	11

Table 3: Model parameters for nMOS W/L = 1 μm/28 nm at V<sub>max</sub> = 0 V and increasing temperatures, corresponding to Fig. 9.



Through some experimentation, I found the values of  $I_d$  @  $V_g = 0.8V$  for this NFET.

For comparison, I created a similar NFET in our PDK: 1um/28nm length, with  $V_{DS}=0.9V$ , whose DC transfer characteristic I simulated at 0 and at -240 C.

