

Tunnel Junction-Enabled Monolithically Integrated GaN Micro-Light Emitting Transistor

Sheikh Ifatur Rahman¹, Mohammad Awwad¹, Chandan Joishi¹, Zane Jamal Eddine¹, Brendan Gunning², Andrew Armstrong², and Siddharth Rajan^{1,3}

¹Department of Electrical and Computer Engineering, The Ohio State University, Columbus, Ohio, USA.

²Sandia National Laboratory, Albuquerque, New Mexico, USA.

³Department of Material Science and Engineering, The Ohio State University, Columbus, Ohio, USA.

Email: rahman.227@osu.edu; rajan.21@osu.edu

Abstract: GaN/InGaN microLEDs are a very promising technology for next generation displays. Switching control transistors and their integration are key components in achieving high-performance, efficient displays. Monolithic integration of microLEDs with GaN switching devices provides an opportunity to control microLED output power with capacitive (voltage) control rather than current controlled schemes. This approach can greatly reduce system complexity for the driver circuit arrays while maintaining device opto-electronic performance. In this work, we demonstrate a 3-terminal GaN micro-light emitting transistor that combines a GaN/InGaN blue tunneling-based microLED with a GaN n-channel FET. The integrated device exhibits excellent gate control, drain current control and optical emission control. This work provides a promising pathway for future monolithic integration of GaN FETs with microLED to enable fast switching high efficiency microLED display and communication systems.

Key Terms— microLED, tunnel junction, transistor, integration, display, monolithic

Gallium Nitride-based micro-light-emitting diodes (microLEDs) are the key technology enabling emerging next-generation microLED displays for wearable devices, phones, and AR/VR applications and have potential applications in Li-Fi and biomedical sensing. In such portable display applications, capacitive or voltage-controlled methods to regulate LED arrays can significantly reduce complexity when compared with current-controlled methods. In recent years, microLEDs have been integrated with thin film transistors (TFTs) heterogeneously¹⁻⁷ or monolithically⁸⁻¹⁷ to create a voltage-controlled scheme. However, LEDs with integrated switching transistors (i.e., III-Nitride based LEDs and transistors) can take advantage of high-performance GaN field effect transistors. Such integrated 3-terminal LED-transistors have the potential to reduce switching charge, increasing switching speed, and reduce system complexity when compared with microLED arrays that are directly driven by TFT/CMOS-circuits. In this work, we demonstrate a micro light-emitting transistor (**LET**) with an n-channel GaN field effect transistor in series with a GaN LED.

Figure 1(a) shows the individual components of the light-emitting transistor, and the corresponding equivalent circuit. The 3-terminal micro light-emitting transistor (**LET**) consists of three component devices that are epitaxially integrated, from bottom to top: a conventional III-Nitride LED, an interband tunnel junction, and an n-channel field effect transistor (*control transistor*). The top n-channel control transistor provides gate control of the current into the tunnel junction-LED. A buried insulated region is created to isolate the field effect transistor region from the LED.




Figure 1. (a) Integration of GaN n-channel FET and GaN LED to develop three terminal GaN micro-Light emitting transistor (b) Timing diagram of the operation of GaN LET

The operating principle of the device is similar to that of a TJ-based LED¹⁸⁻²⁴ except with a gated structure at the top to modulate the charge. Under operation, the top (drain) contact enables tunneling-based hole injection to the active region through the p-GaN while electrons are injected through the bottom contact (in this case, source contact). The gate controls the charge modulation in n-channel FET region, which enables modulation of the current into the top tunnel junction. The timing diagram in figure 1(b) shows the operating state of this light emitting transistor. The key advantage of a three-terminal gated LED is that it can greatly reduce the requirements on the switching charge for driving LEDs. In case of the conventional two-terminal PN junction LEDs, the charge accumulated on the diode capacitance is relatively large since it includes the depletion and minority carrier stored charge, and a high driving current is needed to modulate this charge under switching conditions. However, in the gated LED structure, the device is switched by only modulating the gate charge (Q_G), which can be designed to be $20 \times$ lower than the PN junction switching charge. Previous TJ-based approaches used vertical side-wall control of the devices using FinFET²⁵ or a vertical trench MOSFET²⁶ structure. Both these approaches are somewhat challenging in terms of manufacturability. The FinFET approach requires high aspect ratio sub-micron structures that are difficult in conventional LED manufacturing, while the trench MOSFET has a dielectric-semiconductor interface that poses challenges related to carrier transport (low inversion layer mobility) and dielectric-semiconductor interface traps. The approach proposed here is compatible with conventional LED processing and gives higher transistor mobility and greater control of the gate charge by designing the channel doping and thickness.

The device was fabricated using metal-organic chemical vapor deposition (MOCVD) to grow the LED and the continuously grown TJ at the top. The GaN-based blue LED (including TJ) was grown on a n-GaN on sapphire template. The LED active region consisted of 3 pairs of GaN/InGaN barrier/quantum well pairs. The homojunction TJ consisted of 12 nm heavily doped p^{++} GaN and 10 nm heavily doped n^{++} GaN, followed by thick n-type GaN current spreading layer. To integrate the gated structure at the top, a semi-insulating GaN layer is required to block the vertical current underneath the drain. The highly resistive semi-insulating layer was created using nitrogen ion (N) implantation technique with the dose conditions of 25 keV, 2×10^{14} ions/cm² and 120 keV, 6.50×10^{14} ions/cm² with a depth target of around 200 nm. A similar implant condition was previously shown to provide good isolation for GaN/AlGaIn HEMT on Si²⁷. The implant creates a current aperture to establish a series electrical connection between the n-channel FET gated channel and the LED. The dimension of the implanted area can be optimized based on the need




Figure 2. (a) Detailed process/fabrication steps for GaN light emitting transistor fabrication (b) 3-D schematic of the final device.

of the gated structure and microLED dimensions. The p-GaN layer of the sample was thermally activated using rapid thermal anneal in N₂ ambient at 900 °C for 15 minutes^{21, 28}. The sample was then loaded into the molecular beam epitaxy (MBE) chamber for the channel layer regrowth. The channel layer was designed to have ~ 80 nm of lightly doped GaN with Si concentration of $5 \times 10^{17} \text{ cm}^{-3}$. The regrowth was done at substrate temperature (T_{SUB}) of 750 °C under Ga-rich growth conditions to ensure high quality GaN growth with a nominal growth rate of 5 nm/min. The top of the channel was capped with 25 nm n⁺⁺-GaN for ohmic contact.

The detailed steps of the fabrication process and final device schematic are shown in figure 2(a). All the lithography steps were done using direct write optical lithography (Heidelberg MLA150). The device mesa isolation was done using inductively coupled plasma-reactive ion etching (ICP-RIE) using BCl₃/Cl₂/Ar chemistry. On the gate area, the top 25 nm n⁺⁺-GaN was recessed to reach the channel layer using similar etch chemistry. After the mesa isolation and gate recess process, the sample was cleaned in 80°C tetramethylammonium hydroxide (TMAH), buffered oxide etchant (BOE) and hydrochloric acid (HCl) to remove any etch residues from the surface/sidewalls. SiO₂ was then deposited using plasma enhanced chemical vapor deposition (PECVD) technique for passivation and to serve as dielectric separation for bond pads. SiO₂ was etched from the drain, gate and source contact area using a combination of dry and wet etch conditions. An Al (30 nm)/Ni (30 nm)/Au (100 nm) unannealed ohmic contact was co-deposited using electron-beam evaporation. To ensure low gate leakage and higher forward blocking, Al₂O₃ was deposited using thermal atomic layer deposition (ALD) technique. The thickness of the deposited Al₂O₃ was measured as 11 nm using ellipsometer on a Si piece coloaded with the sample. Ni (20 nm)/Au (80 nm) Schottky gate contact metal was deposited using electron-beam evaporation technique.

We first verified the regrown channel layer charge profile using capacitance-voltage (C-V) measurement technique. The structure used for C-V measurement to probe channel charge profile is shown in figure 3(a). Equilibrium band diagram of the layers underneath the Schottky Ni/Au gate (11 nm Al₂O₃/80 nm n-GaN/semi-insulating implanted GaN) is shown in figure 3(b). The channel sheet charge density is estimated to be $\sim 6.8 \times 10^{12} \text{ cm}^{-2}$ for a doping of $5 \times 10^{17} \text{ cm}^{-3}$ Si doping density from the equilibrium band diagram. Figure 3 (c) shows the measured capacitance underneath the gate structure with the




Figure 3. (a) Structure used for n-channel layer capacitance voltage profiling, (b) calculated equilibrium energy band diagram and charge profile for the control transistor channel layer, (c) measured and theoretical semiconductor capacitance, (d) charge profile extracted from capacitance-voltage profile.

semiconductor capacitance extracted. The sheet charge density estimated from the C-V measurement is $\sim 6.3 \times 10^{12} \text{ cm}^{-2}$ which matches closely with the simulated sheet charge density from the band diagram. The charge profile with the depletion width extracted from the C-V measurement is shown in figure 3 (d). Two terminal current-voltage (I-V) measurements from the gate to source/drain show low reverse leakage (at -5 V) with high forward blocking voltage owing to the high quality Al_2O_3 dielectric underneath the gate.

We also investigated the performance of the standalone n-channel FET structure on the implanted semi-insulating surface which is normally on device. The device structure of the measured n-channel FET is shown in figure 4(a). Figure 4(b) shows the extrinsic transconductance measurement (measured for drain bias, V_{DS} at 10 V) of the standalone n-channel FET with gate length, $L_G = 2 \mu\text{m}$ and gate width, $W_G = 50 \mu\text{m}$ on implanted layer. The device shows peak transconductance, g_m of 50 mS/mm with peak source-drain current, I_{DS} of 250 mA/mm at gate bias $V_G = +4 \text{ V}$. Figure 4 (c) shows the $I_{DS} - V_{DS}$ characteristics of the device at room temperature for gate bias from -6 V to $+6 \text{ V}$ with $\Delta V_{GS} = 1 \text{ V}$. An I_{DS} of 321 mA/mm was measured at $V_{DS} = 10 \text{ V}$ for a gate bias of $+6 \text{ V}$. The device R_{ON} is estimated




Figure 4. (a) Schematic of a stand-alone n-channel FET, (b) transfer characteristics of the stand-alone n-channel FET, (c) output characteristics of the n-channel FET




Figure 5. (a) Schematic of the measured device (b) Measured output current (I_{DS} - V_{DS} - V_{DS}) characteristics, (b) measured output light (I - V_{DS} - V_{GS}) characteristics, (c) transfer characteristics, (d) bias-dependent electroluminescence spectrum, and (e) optical micrograph of the light-emitting transistor shown in (a).

to be $18.5 \Omega\text{-mm}$ at $V_{GS} = +6 \text{ V}$. The threshold voltage was -4 V , which matches the estimate from C-V measurements.

We report here on micro-light emitting transistors with emission area of $20 \mu\text{m} \times 50 \mu\text{m}$ (defined by ion implantation). The gated structure on the top with gate length, L_G of $4 \mu\text{m}$ and gate width, W_G of $50 \mu\text{m}$. The drain to gate spacing was $1 \mu\text{m}$. Based on optical micrograph images, we find that the region under the implant did not have any emission, most likely due to a resistive n-region below that prevented current spreading. Therefore, the output characteristics of the n-channel FET /microLED were normalized to the dimension of the microLED injection/emission area.

Figure 5(a) shows the schematic of the measured/reported device. The $I_{DS} - V_{DS}$ measurements of the light emitting transistor measured at room temperature is shown in figure 5 (b) . The device turns on for a gate bias above -4 V and the turn on voltage of the device corresponds to the total turn on voltage drop of the microLED and the TJ. The total forward voltage drop of the device includes the voltage drop from LED (PN junction), TJ, and channel of the gated structure. The spacing between the implanted region edge and source end of the gate adds resistance that degrades transconductance and on-resistance of the control transistor. For example, the operating voltage for the LET (at 100 A/cm^2 , $V_{GS} = +3 \text{ V}$) is 2.95 V higher than that of the standalone LED. The sheet resistance of the regrown channel layer is estimated to be $5.65 \text{ k} \Omega$ using terminal transfer length measurements. For the device with dimensions shown in Figure 5(a), at 100 A/cm^2 , the voltage drop between the drain metal edge and the implant edge ($\sim 20 \mu\text{m}$) can therefore be estimated to be $\sim 2.5 \text{ V}$. indicating that the majority of the extra voltage drop for LET operation is due to this region. The de-embedded IV curves after removing this resistance are shown in Figure 5(b) (in black open circles). Further scaling and optimization of the channel charge profile can help to reduce this voltage.

The optical power response characteristics, as expected, are a replica of the output drain current characteristics. Figure 5(b) shows the optical output power (in arbitrary units) for the corresponding $I_D - V_D$ measurements shown in figure 5(a). The output power (from -3 V to $+3 \text{ V}$ with 1 V increment) shows good modulation of optical power with the current modulation through the device. Figure 5(c) shows the $I_{DS} - V_{GS}$ characteristics with corresponding optical power response from -5 V to $+4 \text{ V}$ for gate bias measured at V_{DS} of 10 V . Figure 5(d) shows the electroluminescence measurement of the device from gate

bias of -3 V to $+3\text{ V}$ with 1 V increment at $V_{DS} = 10\text{ V}$. The peak emission wavelength of the device at low current density ($V_{GS} = -3\text{ V}$) is 446 nm which shifts to 443 nm at high current density ($V_{GS} = +3\text{ V}$). The optical modulation enabled by the integration of the gated structure at the top shows that the microLED emission intensity can be controlled efficiently as a voltage-controlled device rather than a current controlled device. Additionally, the full width half maximum of the electroluminescence spectra is $\sim 18\text{ nm}$ (typical of blue GaN/InGaN LEDs) which indicates that there is no significant degradation or alteration of emission characteristics of the active region during the implantation and fabrication process. Figure 5(e) shows the optical micrograph of the device under different gate bias showing uniform emission from the device under all current injection (gate bias). The optical micrograph shows emission only in the non-implanted regions, confirming that the implanted region blocks vertical current, and also that there is no spreading of the current underneath this region. Above $+1\text{ V}$ of V_G the camera used in this setup was saturated by the emission. The device showed uniform emission indicating uniform current injection through the tunnel junction.

In conclusion, in this work we designed and demonstrated a monolithic integration process for GaN microLED and GaN FET capitalizing on the advantages of a TJ-based contact for the LED. The micro-light-emitting transistor developed here utilizes the highly conductive n-GaN at the top of the tunnel junction to create a gate structure where the charge is controlled. This device shows excellent gate control and charge modulation with optical output modulation similar to the microLED. Further research may lead to growing the entire structure using the MOCVD process. Excellent gate control and low charge in the channel demonstrated in this work could enable low power consumption and faster switching for the microLED, enhancing its performance in display and communication applications. Moreover, this monolithic integration process can be applied to TJ-based microLED for any wavelength, any number of active regions, or any orientation of the PN junction of the light emitting diode.

This material is based upon the work supported by the U.S. Department of Energy's Office of Energy Efficiency and Renewable Energy (EERE) under the Building Technologies Office award No. 31150 and ONR Grant No. N00014-22-1-2260. This article has been authored by an employee of National Technology & Engineering Solutions of Sandia, LLC under Contract No. DE-NA0003525 with the U.S. Department of Energy (DOE). The employee owns all right, title, and interest in and to the article and is solely responsible for its contents. The United States Government retains and the publisher, by accepting the article for publication, acknowledges that the United States Government retains a non-exclusive, paid-up, irrevocable, world-wide license to publish or reproduce the published form of this article or allow others to do so, for United States Government purposes. The DOE will provide public access to these results of federally sponsored research in accordance with the DOE Public Access Plan <https://www.energy.gov/downloads/doe-public-access-plan>. This paper describes objective technical results and analysis. Any subjective views or opinions that might be expressed in the paper do not necessarily represent the views of the U.S. Department of Energy or the United States Government.

References

1. B. R. Tull, Z. Basaran, D. Gidony, A. B. Limanov, J. S. Im, I. Kyminis and V. W. Lee, presented at the SID Symposium Digest of Technical Papers, 2015 (unpublished).
2. B. R. Tull, N. Twu, Y.-J. Hsu, S. Leblebici, I. Kyminis and V. W. Lee, presented at the SID symposium digest of technical papers, 2017 (unpublished).
3. J. G. Um, D. Y. Jeong, Y. Jung, J. K. Moon, Y. H. Jung, S. Kim, S. H. Kim, J. S. Lee and J. Jang, *Advanced Electronic Materials* **5** (3), 1800617 (2019).
4. M. Asad, Q. Li, C.-H. Lee, M. Sachdev and W. S. Wong, *Nanotechnology* **30** (32), 324003 (2019).
5. L. Zhang, F. Ou, W. C. Chong, Y. Chen and Q. Li, *Journal of the Society for Information Display* **26** (3), 137-145 (2018).

6. W. Meng, F. Xu, X. Shen, T. Tao, Z. Yu, K. Wen, J. Wang, F. Qin, X. Tu and J. Ning, presented at the 2021 IEEE International Electron Devices Meeting (IEDM), 2021 (unpublished).
7. S. Hwangbo, L. Hu, A. T. Hoang, J. Y. Choi and J.-H. Ahn, *Nature Nanotechnology* **17** (5), 500-506 (2022).
8. M. Hartensveld and J. Zhang, *IEEE Electron Device Letters* **40** (3), 427-430 (2019).
9. Z. Liu, J. Ma, T. Huang, C. Liu and K. May Lau, *Appl. Phys. Lett.* **104** (9) (2014).
10. Z. J. Liu, T. Huang, J. Ma, C. Liu and K. M. Lau, *IEEE Electron Device Letters* **35** (3), 330-332 (2014).
11. C. Liu, Y. Cai, Z. Liu, J. Ma and K. M. Lau, *Appl. Phys. Lett.* **106** (18) (2015).
12. C. Liu, Y. Cai, X. Zou and K. M. Lau, *IEEE Photonics Technology Letters* **28** (10), 1130-1133 (2016).
13. X. Lu, C. Liu, H. Jiang, X. Zou and K. M. Lau, *IEEE Electron Device Letters* **38** (6), 752-755 (2017).
14. J. Bai, Y. Cai, P. Feng, P. Fletcher, X. Zhao, C. Zhu and T. Wang, *ACS Photonics* **7** (2), 411-415 (2020).
15. J. Yan, B. Jia and Y. Wang, *Opt. Lett.* **46** (4), 745-748 (2021).
16. Y. Cai, C. Zhu, W. Zhong, P. Feng, S. Jiang and T. Wang, *Advanced Materials Technologies* **6** (6), 2100214 (2021).
17. J. Piao, J. Wu and Y. Wang, *IEEE Trans. Electron Devices* **68** (11), 5640-5644 (2021).
18. T. Takeuchi, G. Hasnain, S. Corzine, M. Hueschen, R. P. Schneider Jr, C. Kocot, M. Blomqvist, Y.-l. Chang, D. Lefforge and M. R. Krames, *Jpn. J. Appl. Phys.* **40** (8B), L861 (2001).
19. Y. Kuwano, M. Kaga, T. Morita, K. Yamashita, K. Yagi, M. Iwaya, T. Takeuchi, S. Kamiyama and I. Akasaki, *Jpn. J. Appl. Phys.* **52** (8S), 08JK12 (2013).
20. Z. Jamal-Eddine, S. M. N. Hasan, B. Gunning, H. Chandrasekar, M. Crawford, A. Armstrong, S. Arafin and S. Rajan, *Appl. Phys. Lett.* **117** (5) (2020).
21. Z. Jamal-Eddine, S. M. N. Hasan, B. Gunning, H. Chandrasekar, M. Crawford, A. Armstrong, S. Arafin and S. Rajan, *Appl. Phys. Lett.* **118** (5) (2021).
22. F. Akyol, S. Krishnamoorthy and S. Rajan, *Appl. Phys. Lett.* **103** (8), 081107 (2013).
23. S. I. Rahman, Z. Jamal-Eddine, A. M. Dominic Merwin Xavier, R. Armitage and S. Rajan, *Appl. Phys. Lett.* **121** (2), 021102 (2022).
24. H. Turski, S. Bharadwaj, H. Xing and D. Jena, *J. Appl. Phys.* **125** (20) (2019).
25. S. Bharadwaj, K. Lee, K. Nomoto, A. Hickman, L. van Deurzen, V. Protasenko, H. Xing and D. Jena, *Appl. Phys. Lett.* **117** (3) (2020).
26. Y. Sang, D. Zhang, Z. Zhuang, J. Yu, F. Xu, D. Jiang, K. Wang, T. Tao, X. Wang and R. Zhang, *IEEE Electron Device Letters* (2023).
27. M. Sun, H.-S. Lee, B. Lu, D. Piedra and T. Palacios, *Applied physics express* **5** (7), 074202 (2012).
28. S. M. Hasan, B. P. Gunning, J. Zane, H. Chandrasekar, M. H. Crawford, A. Armstrong, S. Rajan and S. Arafin, *J. Phys. D: Appl. Phys.* **54** (15), 155103 (2021).