

This is the author's peer reviewed, accepted manuscript. However, the online version of record will be different from this version once it has been copyedited and typeset.

PLEASE CITE THIS ARTICLE AS DOI: 10.1063/5.0185336

Al-Rich AlGaN High Electron Mobility Transistor Gate Metallization Study up to 600°C in Air

B.A. Klein*, A. A. Allerman, A. M. Armstrong

Sandia National Laboratories / 1515 Eubank Blvd. SE Albuquerque, NM 87123, USA

*Corresponding Author. E-mail: baklein@sandia.gov

We report a comparative study of three rectifying gate metals, W, Pd, and Pt/Au, on ultrawide bandgap Al_{0.86}Ga_{0.14}N barrier / Al_{0.7}Ga_{0.3}N channel high electron mobility transistors for use in extreme temperatures. The transistors were electrically characterized from 30°C to 600°C in air. Of the three gate metals, the Pt/Au stack exhibited the smallest change in threshold voltage (0.15 V, or 9% change between the 30°C and 600°C values, and a maximum change of 42%), the highest on/off current ratio (1.5×10^6) at 600°C, and a modest forward gate leakage current (0.39 mA/mm for a 3 V gate bias) at 600°C. These favorable results showcase AlGaN channel HEMTs' ability to operate in extreme temperature environments.

Wide and ultra-wide bandgap (WBG/UWBG) semiconductor materials are the enabling technology to realize transistor operation in extreme temperature environments. Their benefits, outlined by Neudeck¹ include reduced thermionic emission-mediated gate leakage and reduced intrinsic carrier effects. Materials such as SiC², GaN³, AlInN/GaN⁴, Ga₂O₃^{5,6}, and AlGaN⁷⁻¹⁰ have been investigated for use in high temperature electronics. Of these, UWBG AlGaN semiconductor devices have great promise to operate in extreme temperatures, with bandgaps reaching up to 6.2 eV and relatively temperature-invariant carrier transport compared to their binary counterparts.¹¹ Prior reports of Al-rich AlGaN transistors operating at high temperatures highlighted benefits such as large on/off ratios,⁷ minor changes in drain current,⁹ and operation with minimal changes over a large temperature range.¹⁰

A major challenge for any transistor operating in elevated temperatures is degradation of gate metal.¹² Prior studies on III-N materials have utilized gate metals such as Ni/Au,^{4,9} Pd/Ni,¹³ and various Ni, Pt, Ti, and Au stacks.¹⁴ Oftentimes, elevated temperature device experiments are performed under vacuum¹² or in an inert atmosphere such as nitrogen,¹⁴ but in end-use applications such control of ambient conditions is not always realizable. In air and at elevated temperatures, the gate metals can readily oxidize, which drives modifications to their electrical and mechanical properties. For example, during testing in air Carey⁷ observed a metal reordering and oxidation of the commonly used Ni/Au stack for temperatures above 300°C. To enable transistor operation in extreme temperatures and air, an experimental evaluation of gate metallization schemes is needed.

In this study, we examined three Schottky metal stacks, W, Pd, and Pt/Au as gate metallization to Al-rich AlGaN high electron mobility transistors (HEMTs). The Pt and Pd were selected for their large Schottky barrier heights,¹⁵ and W was selected for its high melting point. These transistors

This is the author's peer reviewed, accepted manuscript. However, the online version of record will be different from this version once it has been copyedited and typeset.

PLEASE CITE THIS ARTICLE AS DOI: 10.1063/5.0185336

were tested in air from room temperature to 600°C (chuck temperature). The goal was to demonstrate stable electrical properties including threshold voltage (V_{TH}), and on/off current ratio (I_{ON}/I_{OFF}) over a wide temperature range. Furthermore, the gate metal needed to be mechanically stable (i.e., to not delaminate) throughout testing. The favorable results showcase AlGaN channel HEMTs ability to operate in extreme environments and the gate metallization results of this study could potentially be applied to other materials.

Epitaxial structures were grown using metal organic chemical vapor deposition (MOCVD) on 2-inch diameter sapphire substrates with previously prepared AlN templates. First, a 5000 Å thick $\text{Al}_{0.7}\text{Ga}_{0.3}\text{N}$ channel layer was grown followed by a 300 Å $\text{Al}_{0.86}\text{Ga}_{0.14}\text{N}$ barrier layer. Figure 1a presents the epitaxial structure. Post-growth characterization using contactless sheet resistance measurements indicated values $\sim 3600 \Omega/\text{square}$, while capacitance-voltage measurements showed $V_{TH} = -3 \text{ V}$ and two-dimensional electron gas (2DEG) charge concentration of $8 \times 10^{12} \text{ cm}^{-2}$.

Throughout wafer fabrication, standard contact lithography was used for all patterning and electron-beam deposition was used for all metallization steps, unless otherwise noted. Prior to each metal deposition, the wafer was cleaned with oxygen plasma followed by hydrochloric acid. Ohmic metal consisting of 250 Å Ti / 1000 Å Al / 150 Å Ni / 500 Å Au was deposited and underwent rapid thermal annealing at 1100°C for 30 s in nitrogen (~1 Torr). Next, three individual gate metal stacks, (1) 2000 Å W, (2) 2000 Å Pd, and (3) 200 Å Pt / 2000 Å Au, were deposited in the gate areas. Furthermore, wherever there were Ohmic metal contacts, an additional layer of the gate metal was also deposited over the Ohmic metal. The W gate was sputter-deposited, while the other gates were evaporated. The three types of gates were repeated side-by-side across the wafer to allow for electrical comparison between spatially adjacent devices. A 1000 Å thick SiN passivation layer was blanket deposited by Plasma-enhanced chemical vapor deposition, then patterned and etched with reactive ion etching (CF_4 and O_2 plasma) to open electrical access points to the source, gate, and drain. The resulting transistors were circular with a central drain, an exterior source, and a gate in-between (Figure 1b) and had gate lengths of 4.5 μm, and equal gate-to-drain and gate-to-source spacings of 2.75 μm. The gate width, taken at the midline of the gate, was 0.66 mm. The initial specific contact resistance of the Ohmic contacts was $2.5 \times 10^{-2} \Omega\text{cm}^2$, measured by circular transmission line method.¹⁶




Figure 1. (A) Cross-sectional view of AlGaN HEMT active area. (B) Microscope view of HEMT prior to thermal testing.

A total of nine transistors were tested. The completed wafer was diced into individual test die, and three spatially co-located die were selected for over-temperature testing. Each die included a W-

This is the author's peer reviewed, accepted manuscript. However, the online version of record will be different from this version once it has been copyedited and typeset.

PLEASE CITE THIS ARTICLE AS DOI: 10.1063/5.0185336

gated, a Pd-gated, and a Pt/Au-gated transistor. On-wafer testing was performed on a Signatone 1160 probe station capable of characterizing samples from room temperature to 600°C in air. Throughout this report, the chuck setpoint (monitored by an internal thermocouple) rather than the device temperature are given; the low thermal conductivity of the sapphire substrate has been shown to offset (reduce) the actual device temperature by as much as 70°C.¹⁰ A 15-minute delay time after each setpoint ensured the device temperature stabilized prior to electrical test. DC electrical characterization was performed with a Keysight B1500A semiconductor device analyzer. Electrical sweeps included (1) I_D - V_D (drain current vs. drain voltage) at gate biases of -5 V to 4 V in steps of 1V and a source bias of 0 V and (2) I_D - V_G (drain current vs. gate voltage) at respective drain and source biases of 10 V and 0 V.

The extracted V_{TH} (defined as the gate voltage where $I_D > 150 \mu\text{A/mm}$), I_{ON}/I_{OFF} , and forward gate current (measured at $V_G = 3 \text{ V}$ and $V_{DS} = 10 \text{ V}$) over temperature are presented in Figure 2 and key results are summarized in Table I. The Pt/Au stack exhibited high average V_{TH} stability throughout the investigated temperature range, with only an average 0.15 V increase when comparing 30°C and 600°C data, ~9% change from its starting value. However, the Pt/Au contact also exhibited the largest V_{TH} standard deviation, and the average V_{TH} had a range of 0.67 V, between -2.29 V and -1.62 V, changing as much as 42% from the starting V_{TH} . In contrast, the Pd and W gate metals exhibited drops of 0.86 V (50% change) and 2.7 V (160% change), respectively. The large threshold shift exhibited by the W transistors are due to all three failing at 600°C. The Pd and Pt/Au stacks exhibited similar I_{ON}/I_{OFF} behavior over temperature, both with 30°C averages of 2×10^8 ; these declined with temperature down to 1.5×10^5 and 1.5×10^6 , respectively, at 600°C. The W gate metal had comparatively lower I_{ON}/I_{OFF} throughout the entire temperature range, with averages of 2.8×10^5 at 30°C and 8.8×10^2 at 600°C. The lower initial I_{ON}/I_{OFF} of the W gated switches was attributed to sputter deposition induced damage, which increased the off-state leakage current, thereby degrading the I_{ON}/I_{OFF} ratios. With rising temperature, an increasingly large forward gate leakage current ($I_{G,F}$) was observed in the W gated devices (over 0.9 mA/mm at its peak), while the Pd and Pt/Au gates exhibited a preferably less severe increase (0.45 mA/mm peak for both). Lower $I_{G,F}$ values allow for higher gate biasing without the deleterious effects of gate leakage. Notably, the Pt/Au and Pd metals showed reasonable mechanical stability during testing, whereas the W suffered delamination. Of the three metals examined in this study, the Pt/Au stack exhibited the smallest change in V_{TH} , large I_{ON}/I_{OFF} , and relatively modest $I_{G,F}$, and so was determined to be the best choice for high operating temperature gate metal.




Figure 2. Extracted (A) V_{TH} (bars showing standard deviation), (B) I_{ON}/I_{OFF} , and (c) $I_{G,F}$ at 3 V gate bias for each gate metallization on the three tested die from 30°C to 600°C chuck temperature. For all plots, drain-to-source bias (V_{DS}) was 10 V.

This is the author's peer reviewed, accepted manuscript. However, the online version of record will be different from this version once it has been copyedited and typeset.

PLEASE CITE THIS ARTICLE AS DOI: 10.1063/5.0185336

Table I. Summary of key characterization results for the investigated gate metals.

Gate Metal	ΔV_{TH} (V) $T_{Chuck} = 30$ vs. 600°C	I_{ON}/I_{OFF} $T_{Chuck} = 600^\circ\text{C}$	$I_{G,F}$ @ $V_G=3$ V (mA/mm) $T_{Chuck} = 600^\circ\text{C}$
W	-2.69 (Failure)	8.8×10^2 (Failure)	0 (Failure)
Pd	-0.86	1.5×10^5	0.17
Pt/Au	0.15	1.5×10^6	0.39

A representative Pt/Au gated device is examined in greater detail in Figure 3, which shows characteristic sweeps from 30°C to 600°C . In Figure 3a, the I_D - V_{DS} sweeps reveal (1) the on-state drain current decreases over temperature by 38% and (2) the Ohmic contacts improve with increasing temperature. First, we attribute the decrease of I_{DS} with increasing temperature to a thermally-induced reduction in electron mobility. In prior work and for a similar AlGaN epitaxial structure, from room temperature to 500°C the mobility dropped from $145 \text{ cm}^2/\text{Vs}$ to $45 \text{ cm}^2/\text{Vs}$,¹⁰ roughly a 70% decline. However, in this work the impact of the mobility degradation is offset by the improvement in Ohmic contacts. At 30°C , the source and drain contacts exhibit Schottky-like behavior shown by the non-linear I-V sweep in the linear region of the voltage transfer characteristic. As the temperature rises, the sweeps become linear due to increased thermionic emission-mediated conduction at the metal-semiconductor interface of the Ohmic contacts. These combined effects of improved contacts and mobility degradation produced only a modest decline in drain current.




Figure 3. Over-temperature current voltage sweeps of the Pt/Au-gated transistor for (a) I_D - V_{DS} at a 1 V gate bias, (b) I_D - V_{GS} for a 10 V drain bias, (c) I_G - V_{GS} for a 10 V drain bias.

Figure 3b displays the I_D - V_{GS} sweep measured with a drain bias of 10 V. The threshold voltage current limit is indicated by the dashed line. The plot shows that V_{TH} becomes more positive with rising temperature, after an initial decline, agreeing with the results in Figure 2a. The cause of V_{TH} shift above 300°C requires more investigation, but the role of thermionic emission at the resistive Ohmic contacts is a possible contributing factor. The transistor's off-state leakage current, observed at gate biases of less than -4 V, rises from $9 \times 10^{-8} \text{ mA/mm}$ at 30°C to $3 \times 10^{-6} \text{ mA/mm}$ at 300°C , and then exhibits only minor changes at higher temperatures. The combined relative invariance of both the off-state leakage current and on-state drain current are responsible for the

This is the author's peer reviewed, accepted manuscript. However, the online version of record will be different from this version once it has been copyedited and typeset.

PLEASE CITE THIS ARTICLE AS DOI: 10.1063/5.0185336

stable I_{ON}/I_{OFF} ratios discussed earlier. Furthermore, the favorable off-state leakage behavior showcases the applicability of AlGaN channel HEMTs for use in extreme temperatures. In comparison, other technologies like GaN³ and Ga₂O₃⁶ have exhibited orders-of-magnitude increases in off-state leakage current over similar temperature ranges, although gate optimization could further improve these technologies' performance. Figure 3c illustrates the temperature evolution of gate current; the forward gate leakage turn-on voltage reduces with temperature. However, the absolute current remains less than 1.5 mA/mm for the entire range examined. After cooling back down to 30°C, the transistors did not return to their initial values. The drain current was reduced to an average of 18% of the original value, which shifted the threshold voltage positive. Since the gate metal was also deposited over the Ohmic metal contacts, we suspect that the interactions with the overlying gate metal degraded the Ohmic contacts during the over-temperature testing.

In Figure 4a the voltage transfer characteristic plots of the Pt/Au gated sample measured at a chuck temperature of 600°C showcase the AlGaN HEMT extreme temperature operability. Microscope images of the transistor before and after the 30°C to 600°C characterization are provided in Figure 4b-c, which show no change in edge acuity, indicating mechanical stability of both the gate metal and Ohmic contacts.




Figure 4. Results of the Pt/Au gated transistor. (A) Voltage transfer characteristic curves taken at a chuck temperature of 600°C. (B-C) Microscope images before and after the over-temperature characterization showing no change in edge acuity.

In summary, gate metals of W, Pd, and Pt/Au on Al-rich AlGaN HEMTs were electrically characterized from 30°C to 600°C in air. Of the three gate metals, the W delaminated at 600°C, causing electrical failure, while the Pt/Au and Pd were mechanically stable throughout testing. The Pt/Au stack exhibited the most favorable results, with the smallest change in V_{TH} between the 30°C and 600°C values (0.15 V, or 9% of its starting value, and a maximum change of 42%), the highest on/off current ratio (1.5×10^6) at 600°C, and a modest $I_{G,F}$ (0.39 mA/mm for a 3 V gate bias). The favorable results showcase AlGaN channel HEMTs ability to operate in extreme environments.

Acknowledgements

This work was partially supported by the Laboratory Directed Research and Development program at Sandia National Laboratories. Sandia National Laboratories is a multimission laboratory managed and operated by National Technology & Engineering Solutions of Sandia, LLC, a wholly owned subsidiary of Honeywell International Inc., for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-NA0003525. This article has been authored

This is the author's peer reviewed, accepted manuscript. However, the online version of record will be different from this version once it has been copyedited and typeset.

PLEASE CITE THIS ARTICLE AS DOI: 10.1063/5.0185336

by an employee of National Technology & Engineering Solutions of Sandia, LLC under Contract No. DE-NA0003525 with the U.S. Department of Energy (DOE). The employee owns all right, title and interest in and to the article and is solely responsible for its contents. The United States Government retains and the publisher, by accepting the article for publication, acknowledges that the United States Government retains a non-exclusive, paid-up, irrevocable, world-wide license to publish or reproduce the published form of this article or allow others to do so, for United States Government purposes. The DOE will provide public access to these results of federally sponsored research in accordance with the DOE Public Access Plan <https://www.energy.gov/downloads/doe-public-access-plan>. This paper describes objective technical results and analysis. Any subjective views or opinions that might be expressed in the paper do not necessarily represent the views of the U.S. Department of Energy or the U.S. Government.

Data Availability Statement

The data that support the findings of this study are available from the corresponding author upon reasonable request.

This is the author's peer reviewed, accepted manuscript. However, the online version of record will be different from this version once it has been copyedited and typeset.

PLEASE CITE THIS ARTICLE AS DOI: 10.1063/5.0185336

References

1. P. G. Neudeck, R. S. Okojie and L.-Y. Chen, Proceedings of the IEEE **90** (6), 1065 - 1076 (2002).
2. P. G. Neudeck, D. J. Spry, L. Chen, N. F. Prokop and M. J. Krasowski, IEEE Electron Device Letters **38** (8) (2017).
3. W. S. Tan, M. J. Uren, P. W. Fry, P. A. Houston, R. S. Balmer and T. Martin, Solid-State Electronics **50**, 511-513 (2006).
4. F. Medjdoub, J.-F. Carlin, M. Gonschorek, E. Feltin, M. A. Py, D. Ducatteau, C. Gaquiere, N. Grandjean and E. Kohn, in *2006 International Electron Devices Meeting* (IEEE, San Francisco, CA, USA, 2006).
5. A. E. Islam, N. P. Sepelak, K. J. Liddy, R. Kahler, D. M. Dryden, J. Williams, H. Lee, K. Gann, A. Popp, K. D. Leedy, N. S. Hendricks, J. L. Brown, E. R. Heller, W. Wang, W. Zhu, M. O. Thompson, K. D. Chabak and A. J. Green, Applied Physics Letters **121** (24) (2022).
6. N. P. Sepelak, J. Williams, D. M. Dryden, R. Kahler, K. J. Liddy, W. Wang, K. D. Chabak, A. J. Green and A. E. Islam, in *2022 Compound Semiconductor Week (CSW)* (IEEE, Ann Arbor, MI, USA, 2022).
7. P. H. Carey, F. Ren, A. G. Baca, B. A. Klein, A. A. Allerman, A. M. Armstrong, E. A. Douglas, R. J. Kaplar, P. G. Kotula and S. J. Pearton, Journal of the Electron Devices Society **7**, 444-452 (2019).
8. P. H. Carey, F. Ren, A. G. Baca, B. A. Klein, A. A. Allerman, A. M. Armstrong, E. A. Douglas, R. J. Kaplar, P. G. Kotula and S. J. Pearton, IEEE Transactions on Semiconductor Manufacturing **32** (4), 473-477 (2019).
9. N. Yafune, S. Hashimoto, K. Akita, Y. Yamamoto, H. Tokuda and M. Kuzuhara, Electronics Letters **50** (3), 211-212 (2014).
10. B. A. Klein, A. A. Allerman, A. G. Baca, C. D. Nordquist, A. M. Armstrong, M. V. Heukelom, A. Rice, V. Patel, M. Rosprim, L. Caravello, R. DeBerry, J. R. Pipkin, V. M. Abate and R. J. Kaplar, Journal of Microelectronics and Electronic Packaging **20**, 1-8 (2023).
11. M. E. Coltrin, A. G. Baca and R. J. Kaplar, ECS Journal of Solid State Science and Technology **6** (11), S3114-S3118 (2017).
12. A. Hassan, Y. Savaria and M. Sawan, IEEE Access **6**, 78790-78802 (2018).
13. R. Gaska, M. Gaevski, R. Jain, J. Deng, M. Islam, G. Simin and M. Shur, Solid-State Electronics **113**, 22-27 (2015).
14. R. Cuerdo, J. Pedros and F. Calle, in *Conference on Electron Devices, 2005 Spanish* (IEEE, Tarragona, Spain, 2005, 2005), pp. 175-178.
15. S. J. Pearton, J. C. Zolper, R. J. Shul and F. Ren, Journal of Applied Physics **86** (1), 1-78 (1999).
16. D. K. Schroder, *Semiconductor Material and Device Characterization*, 3rd ed. (John Wiley & Sons, Hoboken, New Jersey, 2006).