



EMI Filter Design

Anna Zhang
Texas A&M University
MS Electrical Engineering, Summer 2023

Manager: Justin Ford (7623)
Project Mentor: Murray Fishbeck
Intern Buddy: Thomas Hartmann

Goals for EMI Filter

- Reduce noise reflected into the power supply circuit by the load to meet specifications set for root-mean-squared voltage (V_{rms}) and peak-peak voltage (V_{pp}).
- Main specifications for the power supply circuit are: $V_{rms} < 75\text{ mV}$ and $V_{pp} < 600\text{ mV}$.
- Node where voltage is to be controlled is probed by the red probe in Figure 1.

Topology Selection and Simulation Results

- Figure 2 shows various topologies that were considered and simulated. Waveforms at the probes are not shown here.
- Series-damped filter in parallel with a larger capacitor ($70\text{ }\mu\text{F}$) produced most desirable results for V_{rms} and V_{pp} . Model used for simulation incorporates commercial-off-the-shelf (COTS) parts and parasitic impedances.
- Additional methods we can use to reduce noise is to (1) delay operation of one of the flybacks by few msec, and (2) reduce peak-current regulated at one of the flybacks by a few hundred mA.
- Simulation results for V_{pp} and V_{rms} are shown in Figures 3. Note that for the circuit with the EMI filter, V_{rms} meets requirements, but V_{pp} exceeds requirements. Potential solutions for this may include relaxing V_{pp} specifications and/or modifying the filter to meet requirements.
- Monte Carlo analysis was used to understand range of V_{pp} observable with all device tolerances specified.
- Future work: Lab-test the assembled EMI filter





Figure 3. (a) PSPICE simulation of V_{pp} for circuit with and without EMI filter referenced in Figure 1. Notice that the EMI filter has reduced the V_{pp} from 1 kV to 767 mV. V_{pp} is still slightly higher than requirements, but this is work in progress; (b) V_{rms} evaluation for circuit with and without the EMI filter. EMI filter reduces V_{rms} from 139 V down to 30 mV, meeting the V_{rms} specifications of 75 mV or less.




Figure 1. Reference circuit without EMI filter and circuit with EMI filter. Portions highlighted in blue are the line impedance stabilization networks (LISN). Portion highlighted in yellow represents the load that is reflecting noise into the power supply circuit. Load includes the current observed by the primary-winding of two flybacks. Operation of the 40 kHz current load is delayed by 5 ms to help reduce V_{pp} . Node to be monitored is probed in red.




Figure 2. Various topologies simulated: (a) Undamped LC; (b) Series-damped; (c) Parallel-damped; (d) CLC; (e) Multiple-stage. Circuits were simulated via PSPICE.

