




Sandia
National
Laboratories

Emerging Ferroelectric Materials for Microelectronic Technologies



Giovanni Esteves

Sandia National Laboratories, Microsystems Engineering, Science and Application (MESA), Albuquerque, NM





Sandia National Laboratories is a multimission laboratory managed and operated by National Technology & Engineering Solutions of Sandia, LLC, a wholly owned subsidiary of Honeywell International Inc., for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-NA0003525.

Robust ferroelectricity recently demonstrated with CMOS compatible materials at previously unobtainable length scales (i.e., 10s of nm)




Ferroelectric Field Effect Transistor

- Fully integrated ferroelectric memory on transistor



Ferroelectric Tunnel Junction

- Multi-resistance state device with 3D integration capability





AlN, Al_{1-x}Sc_xN, Al_{1-x}B_xN

Ever-Increasing Computational Demand



- Demand for higher processing efficiency grows as data becomes the new 'oil'
- Data communication between chips dominates speed and energy consumption
- In-memory computing architectures project to overcome today's limitations



Enabling In-Memory Compute




- Non-volatile memory integration with CMOS enables higher processing efficiency
- Today's memory devices options are limited to MRAM, PCM, and ReRAM
- All options suffer from high write energy
- Emerging ferroelectrics enable potential efficient integrable memory devices

ReRAM: resistive random access memory, MRAM: magnetic random access memory, PCM: phase change memory

| Metric | ReRAM | PCM | MRAM | FTJ | FET |
|---------------------|---------|---------|------------|-----------|-----------|
| Energy (fJ) | $>10^4$ | 10^5 | $>10^4$ | 0.5 | 10 |
| Cell Size (F^2) | 12 | 30 | 50 | < 4 | 20 |
| Speed (ns) | <10 | 50 | <10 | 10 | 10 |
| Endurance (cycles) | 10^8 | $>10^9$ | $>10^{15}$ | 10^{11} | 10^{11} |
| | | | | | |

Table: Khan et al., *Nat. Electron.*, 3, 2020 Khosla & Sharma *Appl. Electron. Mater.* 3, 2021 Mikolajick et al., *Adv. Mater.* 2022




Figure: Wang et al., *IEEE TCAS-I*, 69, 11, 2022, Wan et al., *Nature*, 608, 2022, Khaddam-Aljameh et al., *IEEE J. Solid-State Circuits*, 57, 4, 2022, Xiao et al., *IEEE TCAS-I*, 69, 4, 2022



Ferroelectric Device Integration Challenges



- Ferroelectrics material quality is affected by integration
- Defects introduced can alter polarization, fatigue, breakdown, and operating voltage
- Processing, temperature, interfaces, etc. introduce material defects




FeFET: ferroelectric field effect transistor
FTJ: ferroelectric tunnel junction


Fabrication Challenges



- Fabrication processing can introduce undesirable results
- Controlling material behavior often comes with tradeoffs



Tensile stress increases abnormal grain density



Abnormal grains increase with boron