


ARC-SAFE: Accelerated Response Semiconducting Contactors and Surge Attenuation for DC Electrical Systems

Approach




1. Normally-on Leg consists of cascaded SiC JFETs with passive balancing approach
2. Normally-off Leg uses GaN PCSS
3. Energy dissipating leg uses shunt capacitor to manage flyback current.
4. System control (sense and trigger) included in low-voltage subsystem
 - Instrumented to allow characterization of circuit breaker components
 - Shrinking design for 10 kV/100 A target


Benefits

- *Normally on, low loss JFETs improve CB efficiency*
- *Galvanic isolation from optically triggered GaN PCSS (fast acting)*
- *System control/*

GaN PCSS (Lateral Design)




- < 2 kV switches using 0.6 mm gap
- Higher voltage switches using 2 mm gap
- Optically triggered using 532 nm




using 332 mm **Circuit Breaker Packaging**

- Prototype package for DC Circuit Breaker fabricated (3D printed)
- Estimated power density 1.98 kW/in^3
- Contains forward leg, control circuit, GaN PCSS submount, heat sinks, & feed-throughs



DC Circuit Breaker powered from HV Side Voltage Tap



- Fault current rises at t_0 until t_1 when the fault current is detected, turning JFETs OFF

Interval II $[t_1 \rightarrow t_2]$





- JFET voltage starts to rise at t_1 and JFET/load current starts to decrease.

Interval III $[t_2 \rightarrow t_3]$

- PCSS is triggered at high-gain mode at t_2 , diverting fault current from JFET leg to shunt cap.
- Shunt capacitor voltage rises based on RC value.

Interval IV $[t_3 \rightarrow t_4]$

- PCSS voltage reaches OFF state and breaks remaining current.



Current limited by testing setup and GaN
PCSS

