

Presentation
session:
**Monday
3B**

A 0.2-2 GHz Time-Interleaved Multi-Stage Switched-Capacitor Delay Element Achieving 448.6 ns Delay and 330 ns/mm² Area Efficiency

Travis Forbes, Benjamin Magstadt, Jesse Moody, Andrew Suchanek, Spencer Nelson
Sandia National Laboratories

SAND2022-6874C




Motivation – Limited RF Time Delay


Radar return simulation in radar testers and DRFM devices require > 400 ns broadband programmable delay

- Digital approaches consume watts
- RF delay elements today limited to < 8 ns
- Full duplex will require >> 30 ns for reflections

Radar Scenario




Full-Duplex Scenario




Delay Element Implementation

Proposed time-interleaved multi-stage switched-capacitor approach




Stage 2 Time Expansion
↑ Settling Time
↓ Switch Size
↓ Sample Leakage
↑ Max Achievable Delay!

Insensitive to Timing Skew Between Stages





Measurement Results




- 45 nm SOI CMOS
- 1.36 mm² active area
- 5x5 mm² QFN package
- 2.55-448.6 ns delay range
- 24 dB gain, 7.1 dB NF
- 80 mW from 1V supply

Delay Performance at 3.3 GHz F_s



- < ±4 ps DNL/INL
- 0.2-2 GHz bandwidth

Performance Comparison



Sandia National Laboratories is a multimission laboratory managed and operated by National Technology & Engineering Solutions of Sandia, LLC, a wholly owned subsidiary of Honeywell International Inc., for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-NA0003525.
SAND NO. _____



Sandia National Laboratories is a multimission laboratory managed and operated by National Technology & Engineering Solutions of Sandia, LLC, a wholly owned subsidiary of Honeywell International Inc., for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-NA0003525.

RFIC 2022 Showstopper Industry Paper Award Finalist



A 0.2-2 GHz Time-Interleaved Multi-Stage Switched-Capacitor Delay Element Achieving 448.6 ns Delay and 330 ns/mm² Area Efficiency

Travis Forbes, Benjamin Magstadt, Jesse Moody, Andrew Suchanek, Spencer Nelson
Sandia National Laboratories



Switched-Capacitor Delay Challenges


Switched-Capacitor

- ~450 ns Delay @ $F_s = 3.3$ GHz
 - >1480 sampling capacitors
 - >1480 phase sampling clocks
 - Large RF load capacitance


- Switch leakage challenge

– Max Delay $\frac{N-1}{F_s}$

Sample in $\frac{1}{F_s}$ time
but hold for $> \frac{1480}{F_s}$
time



Proposed Approach



- Max RF Delay $\frac{N(M-1)}{F_s}$
 - Leakage mitigated through time expansion


A 0.2-2 GHz Time-Interleaved Multi-Stage Switched-Capacitor Delay Element Achieving 448.6 ns Delay and 330 ns/mm² Area Efficiency

Travis Forbes, Benjamin Magstadt, Jesse Moody, Andrew Suchanek, Spencer Nelson

Sandia National Laboratories



Time-Interleaved Multi-Stage Switched-Capacitor Approach




A 0.2-2 GHz Time-Interleaved Multi-Stage Switched-Capacitor Delay Element Achieving 448.6 ns Delay and 330 ns/mm² Area Efficiency

Travis Forbes, Benjamin Magstadt, Jesse Moody, Andrew Suchanek, Spencer Nelson

Sandia National Laboratories





Circuit Implementation



LNA modified from Mak et al., IEEE JSSC 2011

- LNA has 0.0016 mm² area with 3.5 dB NF at 3.5 mW







A 0.2-2 GHz Time-Interleaved Multi-Stage Switched-Capacitor Delay Element Achieving 448.6 ns Delay and 330 ns/mm² Area Efficiency

Travis Forbes, Benjamin Magstadt, Jesse Moody, Andrew Suchanek, Spencer Nelson

Sandia National Laboratories



Delay Performance at 3.3 GHz F_s







A 0.2-2 GHz Time-Interleaved Multi-Stage Switched-Capacitor Delay Element Achieving 448.6 ns Delay and 330 ns/mm² Area Efficiency

Travis Forbes, Benjamin Magstadt, Jesse Moody, Andrew Suchanek, Spencer Nelson

Sandia National Laboratories



RF Performance



$$ZOH = \frac{\sin \frac{\pi F_{RF}}{F_S}}{\frac{\pi F_{RF}}{F_S}}$$

A 0.2-2 GHz Time-Interleaved Multi-Stage Switched-Capacitor Delay Element Achieving 448.6 ns Delay and 330 ns/mm² Area Efficiency


Travis Forbes, Benjamin Magstadt, Jesse Moody, Andrew Suchanek, Spencer Nelson
Sandia National Laboratories



Comparison to Prior Art

	This Work	Nagulu et al., JSSC 2021	Garakoui et al., JSSC 2015	Mondal et al., JSSC 2017
Design	Delay Element	SIC Receiver	4 Channel Beamformer	Delay Element
Architecture	TI-MS Switched-Cap	Switched-Cap	Gm-C	Gm-C
Delay Frequency Range	0.2GHz-2GHz	0.1GHz-1GHz	1GHz-2.5GHz	0.1GHz-2GHz
3-dB Bandwidth	0.2GHz-1.1GHz ^a	0.1GHz-0.5GHz ^b	1GHz-2.5GHz	0.1GHz-2GHz
Max Delay	448.6ns ^a	7.75ns ^b	0.55ns	1.7ns
Delay per Unit Area	330ns/mm ^{2a}	37ns/mm ^{2b}	7.9ns/mm ²	5.9ns/mm ²
Delay Range	175.9x	31x ^b	39.3x ^c	6.8x
Gain	24dB	-19dB ^b	12dB	0.6dB
Noise Figure	7.1dB	-	8dB	23dB
IP1dB	-27dBm	-	-21dBm	-13dBm
Power	80mW ^a	7.4mW ^b	90mW ^d	364mW
Technology	45nm SOI	65nm	140nm	130nm
Delay Active Area	1.36mm ²	0.21mm ^{2b}	0.07mm ²	0.29mm ²

^aF_s=3.3GHz. ^bMax RF delay element extrapolated from publication. ^cBased on delay step. ^dSingle Channel



A 0.2-2 GHz Time-Interleaved Multi-Stage Switched-Capacitor Delay Element Achieving 448.6 ns Delay and 330 ns/mm² Area Efficiency

Travis Forbes, Benjamin Magstadt, Jesse Moody, Andrew Suchanek, Spencer Nelson

Sandia National Laboratories



Conclusion

- Introduced a time-interleaved multi-stage switched-capacitor delay element technique
- Breaks < 8 ns programmable RF CMOS delay limit with 448.6 ns delay and state-of-the-art area efficiency
- Enables system miniaturization through CMOS delay replacement of non-programmable SAW and coaxial delays

Presentation
session:
**Monday
3B**

A 0.2-2 GHz Time-Interleaved Multi-Stage Switched-Capacitor Delay Element Achieving 448.6 ns Delay and 330 ns/mm² Area Efficiency

Travis Forbes, Benjamin Magstadt, Jesse Moody, Andrew Suchanek, Spencer Nelson

Sandia National Laboratories





Backup

A 0.2-2 GHz Time-Interleaved Multi-Stage Switched-Capacitor Delay Element Achieving 448.6 ns Delay and 330 ns/mm² Area Efficiency

Travis Forbes, Benjamin Magstadt, Jesse Moody, Andrew Suchanek, Spencer Nelson

Sandia National Laboratories



Prior RF Delay Approaches



Garakoui et al., IEEE JSSC 2015

- ☹️ < 2 ns delay
- Moderate Area
- 😊 Broadband
- 😊 Programmable
- 😊 Delay Variation



SAW Delay Line



Lu et al., IEEE MTT 2021

- 😊 > 400 ns delay
- 😊 Small Area
- ☹️ Narrowband
- ☹️ Fixed Delay
- ☹️ Delay Variation


Switched-Capacitor



Nagulu et al., IEEE RFIC 2020,
IEEE JSSC 2021

- ☹️ < 8 ns delay
- 😊 Small Area
- 😊 Broadband
- 😊 Programmable
- 😊 Delay Variation

Coaxial Delay



Gadring et al., IET Radar, Sonar & Navigation 2018

- 😊 > 400 ns delay
- ☹️ Large Area
- 😊 Broadband
- ☹️ Fixed Delay
- 😊 Delay Variation