

A 0.2-2 GHz Time-Interleaved Multi-Stage Switched-Capacitor Delay Element Achieving 448.6 ns Delay and 330 ns/mm² Area Efficiency


Travis Forbes, Benjamin Magstadt, Jesse Moody, Andrew Suchanek, Spencer Nelson
Sandia National Laboratories

Motivation – Limited RF Time Delay


Radar return simulation in radar testers and DRFM devices require > 400 ns broadband programmable delay

- Digital approaches consume watts
- RF delay elements today limited to < 8 ns
- Full duplex will require >> 30 ns for reflections

Radar Scenario




Full-Duplex Scenario





Delay Element Implementation


Proposed time-interleaved multi-stage switched-capacitor approach




Stage 2 Time Expansion
↑ Settling Time
↓ Switch Size
↓ Sample Leakage
↑ Max Achievable Delay!



Measurement Results




Delay Performance at 3.3 GHz F_s



- < ±4 ps DNL/INL
- 0.2-2 GHz bandwidth

Performance Comparison




Switched-Capacitor Delay Challenges

Switched-Capacitor


- ~450 ns Delay @ $F_s = 3.3$ GHz
 - >1480 sampling capacitors
 - >1480 phase sampling clocks
 - Large RF load capacitance
- Switch leakage challenge

$$\text{Max Delay } \frac{N-1}{F_s}$$

Sample in $\frac{1}{F_s}$ time
but hold for $\frac{1480}{F_s}$ time




Proposed Approach



A 0.2-2 GHz Time-Interleaved Multi-Stage Switched-Capacitor Delay Element Achieving 448.6 ns Delay and 330 ns/mm² Area Efficiency

Travis Forbes, Benjamin Magstadt, Jesse Moody, Andrew Suchanek, Spencer Nelson
Sandia National Laboratories


Time-Interleaved Multi-Stage Switched-Capacitor Approach



A 0.2-2 GHz Time-Interleaved Multi-Stage Switched-Capacitor Delay Element Achieving 448.6 ns Delay and 330 ns/mm² Area Efficiency

Travis Forbes, Benjamin Magstadt, Jesse Moody, Andrew Suchanek, Spencer Nelson


Sandia National Laboratories



LNA modified from Mak et al., IEEE JSSC 2011

- LNA has 0.0016 mm^2 area with 3.5 dB NF at 3.5 mW

Circuit Implementation







A 0.2-2 GHz Time-Interleaved Multi-Stage Switched-Capacitor Delay Element Achieving 448.6 ns Delay and 330 ns/mm² Area Efficiency

Travis Forbes, Benjamin Magstadt, Jesse Moody, Andrew Suchanek, Spencer Nelson

Sandia National Laboratories



Delay Performance at 3.3 GHz F_s







A 0.2-2 GHz Time-Interleaved Multi-Stage Switched-Capacitor Delay Element Achieving 448.6 ns Delay and 330 ns/mm² Area Efficiency

Travis Forbes, Benjamin Magstadt, Jesse Moody, Andrew Suchanek, Spencer Nelson
Sandia National Laboratories



RF Performance



$$Z_{OH} = \frac{\sin \frac{\pi F_{RF}}{F_S}}{\frac{\pi F_{RF}}{F_S}}$$

A 0.2-2 GHz Time-Interleaved Multi-Stage Switched-Capacitor Delay Element Achieving 448.6 ns Delay and 330 ns/mm² Area Efficiency


Travis Forbes, Benjamin Magstadt, Jesse Moody, Andrew Suchanek, Spencer Nelson
Sandia National Laboratories



Comparison to Prior Art

	This Work	Nagulu et al., JSSC 2021	Garakoui et al., JSSC 2015	Mondal et al., JSSC 2017
Design	Delay Element	SIC Receiver	4 Channel Beamformer	Delay Element
Architecture	TI-MS Switched-Cap	Switched-Cap	Gm-C	Gm-C
Delay Frequency Range	0.2GHz-2GHz	0.1GHz-1GHz	1GHz-2.5GHz	0.1GHz-2GHz
3-dB Bandwidth	0.2GHz-1.1GHz ^a	0.1GHz-0.5GHz ^b	1GHz-2.5GHz	0.1GHz-2GHz
Max Delay	448.6ns ^a	7.75ns ^b	0.55ns	1.7ns
Delay per Unit Area	330ns/mm ^{2a}	37ns/mm ^{2b}	7.9ns/mm ²	5.9ns/mm ²
Delay Range	175.9x	31x ^b	39.3x ^c	6.8x
Gain	24dB	-19dB ^b	12dB	0.6dB
Noise Figure	7.1dB	-	8dB	23dB
IP1dB	-27dBm	-	-21dBm	-13dBm
Power	80mW ^a	7.4mW ^b	90mW ^d	364mW
Technology	45nm SOI	65nm	140nm	130nm
Delay Active Area	1.36mm ²	0.21mm ^{2b}	0.07mm ²	0.29mm ²

^aF_s=3.3GHz. ^bMax RF delay element extrapolated from publication. ^cBased on delay step. ^dSingle Channel



Conclusion

- Introduced a time-interleaved multi-stage switched-capacitor delay element technique
- Breaks < 8 ns programmable RF CMOS delay limit with 448.6 ns delay and state-of-the-art area efficiency
- Enables system miniaturization through CMOS delay replacement of non-programmable SAW and coaxial delays


Backup

A 0.2-2 GHz Time-Interleaved Multi-Stage Switched-Capacitor Delay Element Achieving 448.6 ns Delay and 330 ns/mm² Area Efficiency

Travis Forbes, Benjamin Magstadt, Jesse Moody, Andrew Suchanek, Spencer Nelson
Sandia National Laboratories




Prior RF Delay Approaches



Garakou et al., IEEE JSSC 2015


- :(frowny face) < 2 ns delay
- Moderate Area
- :(smiley face) Broadband
- :(smiley face) Programmable
- :(smiley face) Delay Variation

SAW Delay Line



Lu et al., IEEE MTT 2021


- :(smiley face) > 400 ns delay
- :(smiley face) Small Area
- :(frowny face) Narrowband
- :(frowny face) Fixed Delay
- :(frowny face) Delay Variation



Nagulu et al., IEEE RFIC 2020,
IEEE JSSC 2021

- :(frowny face) < 8 ns delay
- :(smiley face) Small Area
- :(smiley face) Broadband
- :(smiley face) Programmable
- :(smiley face) Delay Variation

Coaxial Delay



Gadringer et al., IET Radar, Sonar & Navigation 2018

- :(smiley face) > 400 ns delay
- :(frowny face) Large Area
- :(smiley face) Broadband
- :(frowny face) Fixed Delay
- :(smiley face) Delay Variation