



Vertical GaN PN Diodes for Grid Resiliency and Medium-Voltage Power Electronics

SOTAPOCS
October 12, 2021



R. Kaplar¹, A. Allerman¹, M. Crawford¹, B. Gunning¹, J. Flicker¹, A. Armstrong¹, L. Yates¹, J. Dickerson¹, A. Binder¹, V. Abate¹, M. Smith¹, G. Pickrell¹, P. Sharps¹, T. Anderson², J. Gallagher², A. G. Jacobs², A. Koehler², M. Tadjer², K. Hobart², J. Hite¹, M. Ebrish³, M. Porter⁴, K. Zeng⁵, S. Chowdhury⁵, D. Ji⁶, O. Aktas⁷, and J. Cooper⁸

¹Sandia National Laboratories, Albuquerque, NM, USA

²Naval Research Laboratory, Washington, DC, USA

³National Research Council, Washington, DC, USA, residing at NRL

⁴Naval Postgraduate School, Monterey, CA, USA, residing at NRL

⁵Stanford University, Stanford, CA, USA

⁶Formerly at Stanford, now at Intel Corp., Santa Clara, CA, USA

⁷EDYNX Inc., Livermore, CA, USA

⁸Sonrisa Research Inc., Santa Fe, NM, USA

The authors gratefully acknowledge the support of the ARPA-E OPEN+ Kilovolt Devices Cohort managed by Dr. Isik Kizilyalli




Sandia National Laboratories is a multimission laboratory managed and operated by National Technology & Engineering Solutions of Sandia, LLC, a wholly owned subsidiary of Honeywell International Inc., for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-NA0003525.


Introduction: Lateral vs. Vertical GaN Power Devices



High Electron Mobility Transistor (HEMT)



PN Diode




Lateral Device

- Current flow and voltage drop parallel to surface
- Availability of heterostructures is an advantage
- Electric field management is challenging – voltage scaling is lateral (consumes more chip area)
- Commercial GaN power devices available from many manufacturers, but generally <650 V

Vertical Device


- Current flow and voltage drop perpendicular to surface
- Architecture is better-suited to high voltage devices – voltage scaling accomplished by thickening drift region (does not consume more chip area)
- But requires native substrates and low doping

Protection for the Electric Grid



➤ Transient protection is needed for MV grid-connected systems


- Electromagnetic pulses are a threat to the grid
- Very fast E1 component (< 1 ms)
 - Unaddressed by current SOA technology (LSAs)



A New Capability to Protect Grid Equipment



Cost estimates for grid equipment may be obtained from regional Independent System Operators (ISOs). For example, from the Midwest ISO:



New substation – 4 positions (ring / breaker-and-a-half / double-breaker bus)							
Scope of work	69kV	115kV	138kV	161kV	230kV	345kV	500kV
Land required (acre)	1.6 / 2.0 / 2.4	1.8 / 2.3 / 2.7	2.0 / 2.5 / 3.0	2.2 / 2.8 / 3.3	2.4 / 3.0 / 3.6	3.0 / 3.8 / 4.5	5.0 / 6.3 / 7.5
Access road (mile)	1 / 1 / 1	1 / 1 / 1	1 / 1 / 1	1 / 1 / 1	1 / 1 / 1	1 / 1 / 1	1 / 1 / 1
Circuit breakers (each)	4 / 6 / 8	4 / 6 / 8	4 / 6 / 8	4 / 6 / 8	4 / 6 / 8	4 / 6 / 8	4 / 6 / 8
Disconnect switches (each)	8 / 12 / 16	8 / 12 / 16	8 / 12 / 16	8 / 12 / 16	8 / 12 / 16	8 / 12 / 16	8 / 12 / 16

Estimated costs for 115 kV substation:


- ~\$5K / 1000 ft on wires
- \$84K on circuit breakers
- \$49K on disconnect switches
- \$80K on PTs (to measure voltage)
- \$105K on CTs (to measure current)
- \$5K / MVA on the transformer

A fast arrestor is needed to protect expensive grid equipment that is currently vulnerable to E1



J. Flicker

GaN PN Diode Epilayers for >5 kV Devices




Motivation for 3-layer drift region design:

- Do not expect higher breakdown voltage; potential for reduced R_{on}
- Growth benefits: Higher N_0 allows for higher growth rate (more C thus compensation).
- Prior 5 kV results: Hosei Univ*


Key Attributes:

- 50 μm thick drift regions
- Two drift doping designs: Uniform and multi-layer doping levels
- Lowest p-minus doping to date ($\text{Mg} \sim 2.5 \times 10^{17} \text{ cm}^{-3}$)

Mask Layout for >5 kV Devices



P-Area (mm ²)	Step Width d (μm)						
0.063	10	20	30	40	50	75	100
1		20			50	75	100





- Devices do not yet have dielectric passivation or thick bond-pads
- Tested in Fluorinert

Reverse IV for Uniformly Doped Drift Region Device



- Uniformly-doped drift region, 30 μm step width
- **Example of higher-performing device - reverse IV**

0.063 mm²





- $V_b \sim 4.2$ kV; maintains very low current leakage until breakdown
- Difficult to say whether breakdown is limited by drift region or JTE

Forward IV for Uniformly Doped Drift Region Device



- Uniformly-doped drift region, 30 μm step width
- Same higher-performing device - forward IV

0.063 mm²





- Current spreading assumes 45-degree angle $\Rightarrow R_{\text{sp,on}} = 5.1 \text{ m}\Omega \text{ cm}^2$

Reverse IV for 3-Layer Drift Region Device



- 3-layer drift region, 100 μm step width
- Lower yield due to larger area
- **Highest performing device shown**

1 mm²




- Device not taken to as high compliance, did not suffer permanent degradation
- Also has good breakdown, difficult to say which drift region design is superior

Forward IV for 3-Layer Drift Region Device




- Pulsed high current forward IV measurement
- Up to 3.5 A with 500 μ sec sec pulses and 0.1% duty cycle
- Data are for same device

1 mm²



- Specific on-resistance ~ 2.4 m Ω cm² including current spreading factor (45°)
- Taken up to 350 A/cm² – multiple scans, no degradation



Time Response of Breakdown: GaN vs SiC



J. Flicker

Fit Data to: $-a \cdot e^{-\frac{t}{\tau}} + c$

$a \approx 1$
 $c \approx 0$




- Within 95% confidence interval, GaN has a faster breakdown response than SiC


Example: Advantages of Vertical GaN for Electric Vehicles



Electric Drivetrain Schematic



- Inverter and optional boost converter require switch-diode pairs (typical for switch-mode power conversion circuits)
- MOSFET and JBS diode are likely good choices (JBS diode combines best properties of Schottky and PN diodes)




- System-level genetic optimization indicates that vertical GaN diodes may out-perform SiC in terms of efficiency and power density

GaN may be Advantageous when Scaled to Medium Voltage



- Critical field of GaN ~ 2.8 MV/cm at $N_D = 1 \times 10^{16} \text{ cm}^{-3}$ and room temperature based on most recent impaction ionization measurements [1]
- Slightly higher than E_c of SiC at the same temperature and doping [2]
- But higher mobility of GaN $\sim 1200 \text{ cm}^2/\text{Vs}$ [3] compared to $\sim 950 \text{ cm}^2/\text{Vs}$ for SiC [2] at the same doping and temperature lead to improvements in power converter efficiency [4]
- But devices are not widely available – a vertical GaN foundry is needed that monitors yield, reliability, etc.



[1] D. Ji, B. Ercan, and S. Chowdhury, "Experimental Determination of Impact Ionization Coefficients of Electrons and Holes in Gallium Nitride Using Homojunction Structures," *Appl. Phys. Lett.* **115**, 073503 (2019).

[2] J. A. Cooper and D. Morissette, "Performance Limits of Vertical Unipolar Power Devices in GaN and 4H-SiC," *Elec. Dev. Lett.* **41**, 892 (2020).

[3] I. C. Kizilyalli, A. P. Edwards, O. Aktas, T. Prunty, and D. Bour, "Vertical Power PN Diodes Based on Bulk GaN," *IEEE Trans. Elec. Dev.* 62(2), 414 (2015).

[4] D. Ji and S. Chowdhury, "On the Progress Made in GaN Vertical Device Technology – Special Issue on Wide Band Gap Semiconductor Electronics and Devices," *Int. J. High-Speed Elec. Sys.* **28(01n02)**, 1940010 (2019).


Multiple Lots Processed to Date in NRL Foundry



Lot	# of wafers	Experiments
1	2	Edge termination
2	4	Vary Anode thickness Alignment to dot-core
3	4	Type I (uniform) substrates
4	4	Vary drift layer thickness
5	6	Vary anode doping and other process variations
6	4	Baseline Process w/ improved epi and high yield wafers
7	3	Baseline Process w/ improved epi and new mask
8	4	New mask, varying implant profiles
9	4	Large-area mask, Back side process demo

- Epitaxial growth done at Sandia by MOCVD and wafers delivered to NRL for characterization and processing
- 35 wafers delivered to date, 23 processed through metals/isolation
- >26,000 devices processed to date

Typical Incoming Wafer Metrology



Geometry	Area (mm ²)	Devices (per 2" wafer)
A	0.105	280
B	0.215	280
C	0.325	150
D	0.430	150
E	0.535	150
F	1.05	140
Total		1150



- Epitaxial growth done at Sandia, wafers delivered to NRL for characterization and processing
- Top wafer shows typical behavior – very few bumps/pits present
- Slightly more particles in bottom wafer, but still acceptable (first evaluation of different substrate)
- Images are representative of all wafers from a given epi growth campaign (typically several wafers)

Foundry Mask Layout



Base cell:
0.35 x 0.35 mm² anode

Larger devices scaled
only in x-direction to
avoid crossing dot-core
(for now)






5 mm

Geometr y	Area (mm ²)	Devices (per 2" wafer)
A	0.105	280
B	0.215	280
C	0.325	150
D	0.430	150
E	0.535	150
F	1.05	140
Total		1150

Features:

- Global alignment (Type IIa wafers)
- P-GaN ohmic CTLM
- P-GaN Hall
- Isolation test
- Termination test
- Small diameter circular diodes
- JTE and GR termination designs
- Passivation / Overlay for packaging

Edge Terminations




- Using implanted (planar) structures
- Various permutations of isolation, guard rings, and JTEs
- Simulations guide epitaxial structures and device processing



Foundry Electrical Testing and Results



Typical
foundry
wafer




Wafer
under
test



Forward IV:


- Several amps of current demonstrated for 1 mm² devices



Reverse IV:


- >1.3 kV breakdown demonstrated
- Positive temperature coefficient of breakdown consistent with avalanche

Correlations Between Measured Parameters




- Data from “F” devices (1 mm²)
- In general, higher N_D (from C-V) results in reduced V_{BR} and low R_{ON}

Updated Foundry Mask Layout



Unit Cell



Device Count
(per 2" wafer)

A = 432

C = 208

F = 144

"A" (0.1 mm²)

"C" (0.3 mm²)


"F" (1 mm²)

- Square devices, modular layout, and unique device IDs to facilitate dicing/packaging
- Device placement is symmetric across the wafer, which improves yield of "F" devices

Reliability and Failure Analysis



- Extensive reliability and FA effort ongoing
- Evaluating pre-existing diodes and foundry diodes




Reliability test ovens and power supplies


High Temperature Reverse Bias leakage current data

Test board


O. Aktas




Reliability Testing – GaN Diode HTOL Results



HTOL I_F vs. time at 70°C and 4 V




- I-V curve walks out during HTOL stressing, resulting in decrease in I_F with time
- May be due to developing non-linearity of p-contact




O. Aktas


Emission Microscopy of HTOL-Failed Devices



Device 1:
 $V_F = 3V$, $I_F = 30 \text{ mA}$
Failed HTOL- I_F
Localized forward current



Device 1:
 $V_R = 325 \text{ V}$, $I_R = 70 \text{ uA}$
Passed HTOL- I_R
Non-localized emission



Device 2:
 $V_R = 600 \text{ V}$, $I_R = 1 \text{ uA}$
Failed HTOL- I_R
Localized emission



Questions?
Bob Kaplar: rjkapla@sandia.gov

