




Sandia  
National  
Laboratories

SAND2021-5847PE

# Development of Next-Generation Vertical GaN Devices for High-Power-Density Electric Drivetrain



Andrew Binder, Co-PI, Power Electronics

Sandia National Laboratories

June 22, 2021

Project ID: ELT210



Sandia National Laboratories is a multimission laboratory managed and operated by National Technology & Engineering Solutions of Sandia, LLC, a wholly owned subsidiary of Honeywell International Inc., for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-NA0003525.

This presentation does not contain any proprietary, confidential, or otherwise restricted information

# Overview

## Timeline

- Start - FY19
- End - FY23
- 50% complete

## Budget

- Total project funding
  - DOE share - 100%
- Funding received in FY19: \$550k
- Funding for FY20: \$700k
- Funding for FY21: \$695k



THE OHIO STATE  
UNIVERSITY



SUNY Poly  
Albany Campus



LEHIGH  
UNIVERSITY

## Goals/Barriers



- Device performance target = 1200 V/100A
- Power Electronics Density = 100 kW/L
- System Power target > 100 kW (~1.2kV/100 A)
- Cost target for Electric Traction Drive system (\$6/kW)
- Operational life of Electric Traction Drive system = 300k miles
- Barriers:
  - Relative immaturity of GaN-based vertical devices (performance/reliability)
  - Relative immaturity of new passive materials (performance/reliability)

## Partners

- ORNL
- NREL
- SUNY - Woongje Sung
- Ohio State - Anant Agarwal
- Jim Cooper
- Jon Wierer - Lehigh University
- Project Lead: Sandia Labs, Team Members: Jack Flicker (Co-PI), Todd Monson, Bob Kaplar



## Objectives

- Develop power electronics components to reach the power density targets of  $> 100 \text{ kW}$  ( $\sim 1.2 \text{ kV}/100\text{A}$ ) and  $100 \text{ kW/L}$
- Power electronics performance targets enable overall system performance targets for the Electric Traction Drive system of  $33 \text{ kW/L}$ ,  $\$6/\text{kW}$ , and  $> 300\text{k}$  mile operation lifetimes
- **Third year objectives:**
  - GaN efforts focused on device design/simulation, process development, & Gen2 device demonstration
  - SiC efforts focused on COTS device evaluation, design improvement and device fabrication for automotive environments (led by consortium partners)

## Impact

- Enabling advanced future Electric Traction Drive vehicles which contributes directly to **clean energy transportation**
- Wide bandgap (SiC and GaN) power devices enable **higher power densities (reduced size and weight)** and higher operating frequencies
- Higher operating frequencies enable **size and weight reduction** for passive devices (capacitors and inductors) in power circuits
- Efforts directly address technology barriers for power electronics and Electric Traction Drive power density targets

# FY21 Milestones




Milestone	Date	Status
Refine and calibrate device-level numerical models of vertical GaN MOSFETs. Refine and improve on 1 <sup>st</sup> -generation vertical GaN MOSFET process and characterize performance.	9/2021	On Track
Refine and calibrate device-level numerical models of vertical GaN diodes. Refine and improve on 1 <sup>st</sup> -generation vertical GaN Junction Barrier Schottky diodes and characterize performance.	9/2021	On Track
Evaluate existing designs for SiC JBS and MOSFET devices and determine feasibility for analog designs and fabrication process for v-GaN devices.	12/2020	Complete

## FY22 Milestones (tentative)


Milestone
GaN MOSFET – Demonstrate 600 V reverse holdoff and 1.0 A forward current.
GaN JBS Diode – Demonstrate 1200 V reverse holdoff at less than 1 $\mu$ A leakage and 1.0 A forward current.
Evaluate GaN devices in test bed using realistic usage scenarios as appropriate.

Any proposed future work is subject to change based on funding levels.

# Approach – System Level View



# Approach – Materials for Power Electronics





Any proposed future work is subject to change based on funding levels.




# Technical Accomplishments and Progress – JBS Diode




- Previous JBS process demonstrated ~ 1.5 kV breakdown but had leaky reverse current
- Identified two components to JBS leakage
  - Surface leakage from passivation
  - Junction leakage from etch-and-regrowth
- Implemented PN diode experiments to focus on improving passivation and etch-and-regrowth processes
- Surface leakage can be eliminated by not including a passivation layer
  - Presently evaluating new passivation processes that do not add substantial leakage current
- Studying etch-and-regrowth processes to improve on process of record
  - Process of record remains the best approach out of many tried
  - Continuing to iterate to find a better result




**Forward IV Diode Behavior**



**Reverse IV Diode Behavior**







**JBS**

- Added JTE to improve breakdown characteristics
  - Effect is overshadowed due to junction and surface leakage
- Tested various surface treatments prior to regrowth
  - AZ400K plus UV-Ozone produced the best results

- Schottky test structures on JBS wafer lot showed good performance
  - Ideality factor and barrier height are aligned with expectations for Pd Schottky contact on GaN



**Schottky Test Structure**







## 9 Technical Accomplishments and Progress – Process Development





Process development of JBS etch process on GaICP tool

- Developed and characterized new methods for forming JBS and MOSFET trenches
  - Tested various crystallographic etches (TMAH, AZ400K) and several masking methods
- Nickel masking proved important for maintaining feature integrity after crystallographic etch
- Vertical sidewalls can be obtained using AZ400K or TMAH elevated temperature etches

Ni Mask



Photoresist Mask





# Technical Accomplishments and Progress - MOSFET



**1<sup>st</sup> Gen Demonstrated**

- Successfully demonstrated 1<sup>st</sup> Gen MOSFET on vGaN platform
  - Developed gate dielectrics for MOS platform
    - ALD- $\text{Al}_2\text{O}_3$  and ALD- $\text{SiO}_2$
  - Refined trench etch process for deep MOSFET trenches with vertical sidewalls
- Demonstrated 130 mA operation on a single finger device (300  $\mu\text{m}$  gate width)
  - > 400 mA/mm
  - Four-finger devices capable of > 0.5 A operation



# Technical Accomplishments and Progress – Current Scaling





- Using a multi-finger approach to scale to high current
  - Presently have single-finger and four-finger layouts
- Added experimental HEX-FET design to test a more compact layout



- Need **5 mm** device width → **2 A** operation
  - Based on Lot 5 performance ( $>400$  mA/mm)
  - 7.5 mm → 3 A operation

- Updated MOSFET mask to increase device width for high current operation
  - $W_G = 1.5, 4, 10$  mm
- Expect to improve on 400 mA/mm performance for future lots

Single Finger MOSFET ( $W_G = 0.3$  mm)



Multi-Finger (High Current) MOSFET ( $W_G = 1.2$  mm)






First gen. devices demonstrated issues with low bias leakage



- Passivation leakage issue much like for JBS/PN diode
- Using PN diode platform to improve passivation

Devices able to hold off  $\sim 250\text{V}$  but at high leakage currents



MOSFET Breakdown Result

- Devices show non-trivial threshold voltage shift depending on bias condition
  - Working on improving ALD dielectric and surface preparation strategies
  - Also working on etch damage removal methods for trench sidewalls





# Technical Accomplishments and Progress – Testbed Development




- Need **rapid prototyping** for R&D devices
- Data on performance and reliability for input in future generations of components
- Realistically emulate operations and stressors that exist in end-use application but can be scaled in parameters (voltage, current, temperature, etc.) to suit intermediate maturity devices
- Developed brushless DC motor drive test-bed to evaluate performance of fabricated devices.
  - 1000V, 10 A
  - Fully controllable voltage/current stress
  - Replicate motor dynamics


Jack Flicker - SNL




SUNY Fabricated SiC MOSFETs for testing in circuit




Fabricated Test Bed



Thermal Camera Image of Board




Oscilloscope Traces During Operation




# Technical Accomplishments and Progress – New Soft Magnetics





- Testing iron nitride/epoxy soft magnetic composites (SMCs) as a new inductor core material for high frequency electronics
  - **Higher magnetization (and power density), low loss, low cost**
- Iron nitride composite toroid sample has been evaluated in a hardware prototype
- Evaluation of the iron nitride composite material performance in comparison to other commercial core materials is in progress.



Buck Converter Prototype



ELT216: Todd Monson  
Iron Nitrates



# Responses to Previous Year Reviewers' Comments




## • What is the value proposition of vertical GaN devices?

- When GaN vertical devices reach full maturity we can expect up to 10x reduction in  $R_{on}$  by switching from SiC to GaN
- Higher critical field means higher  $V_{BR}$ 
  - Focusing on a reduction in  $V_{BR}^2/R_{on}$  to maximize performance

Smaller device area

- Lower gate capacitance → reduced switching losses
- More devices per wafer → reduced cost



## • Has any consultation been performed with chip manufactures and vehicle OEMs?

- Our consortium partners are using a commercial foundry for SiC devices. Discussions have been on-going to engage a foundry in the future for vertical GaN devices.
- Automotive OEMs have been regularly engaged within the context of the Electrical and Electronics Tech Team
  - Open to suggestions on other approaches





**Oak Ridge National Laboratory** – Collaborating partner for Electric Traction Drive integration and evaluation. (Integrated drive)



**National Renewable Energy Laboratory** – Collaborating partner for Electric Traction Drive integration and evaluation. (Magnetic materials)



**SUNY Poly  
Albany Campus**

**State University of New York (SUNY) (Woongie Sung)** – Fabricating SiC JBS diode integrated with MOSFETs.



**THE OHIO STATE  
UNIVERSITY**

**Ohio State University (Anant Agarwal)** – Designing for improved reliability for SiC electronics. Evaluate reliability and ruggedness of commercial and fabricated devices using realistic scenarios.

**Jim Cooper** – Working with OSU for SiC device evaluation. Working with Sandia for GaN power electronic device design and characterization. (Subcontractor)



**Lehigh University (Jon Wierer)** – Working with Sandia for design/simulation/modeling of GaN SB and JBS diodes. (Subcontractor)

## **GaN Devices:**

- Immaturity of GaN devices requires multiple cycles of learning to develop and optimize device performance
  - Surface leakage related to passivation and junction leakage from etch-and-regrowth process are critical concerns at this stage
- Need to scale devices to higher operating currents
  - Primarily a function of process maturity and yield (substrate/wafer maturity)
- Device reliability needs to be evaluated
- GaN foundry cost models are in development

# Proposed Future Research: GaN Devices



## JBS

- Iterate to improve JBS diode performance against targets (1200 V/100 A)
  - Focusing on reducing reverse leakage current
    - Will require advances in etched-and-regrown junction performance as well as improved passivation quality.

## MOSFET

- Iterate to improve GaN MOSFET performance against targets (1200 V/100 A)
  - MOSFET blocking state needs to be improved
    - Target 600 V blocking voltage, forward current of 1 A for next steps

## System

- Combine GaN MOSFET and JBS diode in circuit for evaluation
  - Will require substantial maturation of MOSFET and JBS process before implementation in a circuit environment


Any proposed future work is subject to change based on funding levels.

# Summary



- Leveraging the PN diode platform to inform on JBS and MOSFET efforts
    - Passivation studies, etch damage recovery, and low leakage pn junction regrowth can be studied more effectively on a simple PN diode
  - Identified two key challenges for the JBS platform and are working to resolve surface and junction reverse leakage
  - Demonstrated 1<sup>st</sup> Gen MOSFET with  $10^7$  on/off ratio, positive gate threshold voltage, and max 0.8 A drain current
- As device performance matures, we plan to evaluate their performance in a circuit environment
  - Engaging with drive train team to ensure work is on track to meet program goals

## Cycles of Learning



# Reviewer-Only Slides



1. Yates, L., Binder, A., Dickerson, J., Pickrell, G., Kaplar, R.J., "Electro-thermal Simulation and Performance Comparison of 1.2 kV, 10 A Vertical GaN MOSFETs." (presentation, Rio Grande Symposium on Advanced Materials, Albuquerque, NM, September 16, 2019)
2. Yates, L., Binder, A., Dickerson, J., Pickrell, G., Kaplar, R.J., "Electro-thermal Simulation and Performance Comparison of 1.2 kV, 10 A Vertical GaN MOSFETs." *GOMAC Tech* (2020).
3. Neely, J., Pickrell, G., Flicker, J., Rashkin, L., and Kaplar, R.J., "The Case for Vertical Gallium Nitride Devices in Electric Vehicle Drives."; Applied Power Electronics Conference (APEC2020); Industry Session: Vehicle Electrification II, Delayed Virtual Event, 2020.
4. Kaplar, R.J. et al., "Beyond Silicon: The Future of Power Device Technology: Vertical GaN and Ultra-Wide-Bandgap AlGaN Devices," *PowerAmerica Panel Discussion*, 2020.
5. Kaplar, R.J. et al., "Development of High-Voltage Vertical GaN PN Diodes," *PowerAmerica Webinar*, 2020.
6. Kaplar, R.J. et al., "Vertical GaN Power Electronics – Opportunities and Challenges," *APS March Meeting 2021*, 2021.



- Packaging technology is available to integrate new device and passive technologies and is able to provide adequate performance for thermal and high frequency performance.
  - Collaboration with other partners in the consortium will provide the advanced packaging technology.
- Power electronics systems can operate at higher frequencies to benefit from the advanced device and passive technology development.
- Future foundry engagement requires investment on the foundry side to develop new capabilities
  - Can leverage GaN HEMT development, but will require unique capabilities for vertical GaN process flows