



Copper Electrodeposition in High Aspect Ratio Mesoscale TSVs: Scaling from Die Level to Wafer Level Plating

Rebecca P. Schmitt, Lyle Menk, Matthew Jordan, Jason Christopher, Ehren Baca, Jessica McDow, Nathan Jackson, and Andrew E. Hollowell

Email: rschmit@sandia.gov **Phone:** (505)284-3674


Supported by the Laboratory Directed Research and Development program at Sandia National Laboratories, a multimission laboratory managed and operated by National Technology and Engineering Solutions of Sandia, LLC., a wholly owned subsidiary of Honeywell International, Inc., for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-NA-0003525. This paper describes objective technical results and analysis. Any subjective views or opinions that might be expressed in the paper do not necessarily represent the views of the U.S. Department of Energy or the United States Government.

Through-Silicon Vias (TSVs) for MEMS Applications




Benefits of mesoscale Cu TSVs

- Increase I/O
- Aid in system miniaturization
- Simplify design and assembly
- Improve thermal management
- Reduce electrical parasitics
- Span full wafer thickness, required for MEMS applications



Wire bonded 3D Stacked Die




3D Stacked Die with integrated TSVs



Geometry of our TSVs

- 625 μm in depth
- 62.5 μm in diameter
- 10:1 aspect ratio



Single-additive Electrolyte for Void-free Filling



S-Shaped Negative Differential Resistance (S-NDR) Mechanism, pioneered by Dan Josell and Tom Moffat at NIST^{1,2}

- Plating electrolyte containing Cu salt, acid, chloride, and suppressor
- At a given suppressor concentration more negative applied potential pushes deposition higher in the TSV
- Operational window can be roughly determined through cyclic voltammetry




More negative potential →

1. Journal of the Electrochemical Society, 159 (4) D208-D216 (2012)
2. Journal of the Electrochemical Society, 159 (10) D570-D576 (2012)

- Void-free filling can be achieved
- Delicate balance of applied bias, electrolyte composition, and solution replenishment

RDE Voltammetry to Analyze Cu Reduction in 1.25 M CuSO₄, 0.25 M MSA, 1mM KCl




Controlling Suppressor Behavior



- Suppressor molecules and chloride coadsorb to the metal surface
- Changing the suppressor concentration or the chloride concentration can alter the level of suppression in the system


Tetronic 701 Suppressor Effects on Cu Plating Chemistry

1.25 M CuSO_4 , 0.25 M MSA, 1 mM KCl, and variable Tetronic 701





KCl Concentration Effects on Cu Plating Chemistry

1.25 M CuSO_4 , 0.25 M MSA, 50 μM Tetronic 701, variable KCl



→ Chloride concentration can be used to tune electrolyte system behavior


Establishing an Operational Window



-570 mV
(MSE)



-540 mV
(MSE)




-520 mV
(MSE)

- Apply these results to voltage stepping recipe
- Start at a voltage more positive than -520 mV (MSE)
 - Sustain each voltage for ~1-2 hours

Stepping Applied Voltage to Fill the Vias


- Based on the operational window established, create voltage stepping recipe. Step voltage from -500 mV to -560 mV (MSE) in 10 mV increments for 2 hours each




- CT scan shows minor seam voids
- Increasing time held at step 5 may eliminate voids




Step 2
-510 mV
(MSE)



Step 5
-540 mV
(MSE)




Step 6
-550 mV
(MSE)




Step 7
-560 mV
(MSE)

Experimental Changes Leading to Void-free Filling


- Increase length of step number 5 (-540 mV) to mitigate void formation



Short Step #5 (2 hrs)



Long Step #5 (5 hrs)




CT scan results confirm void-free, bottom-up filling!


Endpoint Detection Method to Determine Fill Completion





Why is there a characteristic dip in current the end of the deposition?



9 Endpoint Detection Method to Determine Fill Completion



Moving from Die Level to Wafer Plating (WLP)



Potential issues when moving to WLP

1. Voltage-controlled filling is not compatible with production scale plating tools
2. Sample surface area will increase from small 1 cm^2 die to full wafer size
3. Vias at different points along wafer radius move at different linear velocities

How can these issues be solved?


1. Can we derive current-controlled plating processes from our voltage-controlled deposition recipe?
2. How does current scale with increasing die size? Does current scale with total conductive surface area or via cross-sectional area?
3. What is the impact of rotation rate on Cu fill profile?

Developing a Current-controlled Filling Solution




→ Take voltage-controlled method and measure current. Use measured current to develop a current-controlled process.

Voltage-controlled Cross-Section




Current-controlled Cross-Section




- Current-controlled sample appears to be void-free
- Deposition slower than for voltage-controlled
- For current-controlled deposition, voltage tracks well with the applied voltage recipe


Measured current from voltage-controlled process



Applied current in current-controlled process





Tracking Voltage




Scaling Die Size for WLP Development


- Determine required current density profile for plating a full wafer
- Does current scale with number of vias or conducting surface?



Voltage-Controlled Recipe







Measured Current for Scaling Samples



Rotation Rate Experiments

- Rotate die level samples at different rotation rates to obtain information about fluid velocity relative to TSVs and corresponding TSV fill profiles
- Mimic these conditions for wafer level plating



Future Work



- Process tuning and development will continue as we scale the single die, voltage-controlled recipe, performed in a 200 mL plating bath, to a current-controlled, full wafer level process in a 10 L tool.
- Perform more targeted studies to evaluate if current scales with number of vias or the sample's total conducting surface.
- Produce a wafer level plating process for full wafer thickness TSVs for MEMS applications and other microelectronics applications.



Acknowledgements

Christian Arrington, Todd Bauer, Matthew Blain, Jason Dominguez, Ron Goeke, Edwin Heller, Robert Jarecki, Becky Loviza, Jaime McClain, Kate Musick, Anatheia Ortega, Jamin Pillars, Paul Resnick, Corrie Sadler, Sean Smith, Robert Timon, John Eric Bower, Joseph Romero, Gretchen Taggart, Conrad James

Thank you – Questions?

Rebecca Schmitt

Email: rschmit@sandia.gov

Phone: (505)284-3674

Supported by the Laboratory Directed Research and Development program at Sandia National Laboratories, a multimission laboratory managed and operated by National Technology and Engineering Solutions of Sandia, LLC., a wholly owned subsidiary of Honeywell International, Inc., for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-NA-0003525. This paper describes objective technical results and analysis. Any subjective views or opinions that might be expressed in the paper do not necessarily represent the views of the U.S. Department of Energy or the United States Government.