





Sandia
National
Laboratories

SAND2020-12548C

Low-Temperature Processing for Atomically Precise Dopant Incorporation with CMOS Integration



Presented by:

S.W. Schmucker, E.M. Anderson, E. Frederick,
J.A. Ivie, E. Bussmann, D.M. Campbell, L.A.
Tracy, T.-M. Lu, P. Lu, G.T. Wang, D.R. Ward, S.
Misra

Sandia National Laboratories, Albuquerque, NM
87123

November-December 2020 swschmu@sandia.gov





Sandia National Laboratories is a multimission laboratory managed and operated by National Technology & Engineering Solutions of Sandia, LLC, a wholly owned subsidiary of Honeywell International Inc., for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-NA0003525.



Motivation

CMOS + Atomic Precision + Ultra-Doping
→ New Capabilities







Atomic Precision Advanced Manufacturing → Novel Capabilities

● Si

○ H

● O




Patterned Dopant Chemisorption and Incorporation


● Si

○ H


● P




RT



RT



350°C




275°C

FEOL/BEOL Integration – Where can we insert APAM?



CMOS

Front end of line (FEOL)




Transistors

- Implants/activation
- Temps $>850^{\circ}\text{C}$




Back end of line (BEOL)




Wiring


- Metal lines
- Max temp: 450°C
- Ideal: $<175^{\circ}\text{C}$



APAM Direct Integration




APAM Post-CMOS Integration





FEOL = high temperature steps, BEOL = low temperature steps





Thermal Budget and APAM Processing







NH_4F -etch, 700°C *in situ* anneal




Low-Temperature Hydrogen Passivation



Sample unheated, beyond radiative filament heat. Est. $T > 125^\circ\text{C}$



Si(100) 2x1:H, Litho




Si(100) 2x1 after multiple lithographic passes

Cheng et al., PRB (1991) $\rightarrow$ Lower T = Si(100) 3x1 surface

O'Brien et al., Proc. SPIE 4590 (2001) $\rightarrow$ APAM process compatibility with Si(100) 3x1



9 Low-Temperature Limited-Thickness Silicon Epitaxy



What are the next steps?



- **So far: explore each step in isolation. Next: merge these steps together into a full low-temperature process flow**
- **So far: standard silicon blanks. Next: processing on actual CMOS parts.**
- **Ongoing Development: Ion milling at lower energies and temperatures**
- **Future Development: Looking for help with wafer scale chemistry**

