

Heterogenous Integration Interconnects

Summer Presentation 2020

Kimberly Beers

Mentor/Manager – Drew Hollowell/Andre Claudet

Org. 5232

kbeers@sandia.gov

kimbeers@umich.edu; kimberlybeers@ufl.edu



Sandia National Laboratories is a multimission laboratory managed and operated by National Technology & Engineering Solutions of Sandia, LLC, a wholly owned subsidiary of Honeywell International Inc., for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-NA0003525.


Introduction: About Me

SNL Graduate R&D Intern

- **2019**, Onsite 858EL, Micro-Fab, and Packaging Lab
- **2020**, 100% Virtual Intern



- B.S. in Materials Science and Engineering – University of Florida, 2018
- M.S. in Materials Science and Engineering – University of Florida, 2020
- Ph.D. in Electrical Engineering – University of Michigan, Beginning this Fall 2020
 - Microsystems and MEMS – Thermoelectric Generation for MEMS Devices




<div[](https://img.shields.io/badge/EndNote-11.0-blue) • EndNote


- Sandia Technical Library

<divJMP

•Corporate Mandated Trainings



Motivation for Heterogeneous Integration




Fukushima, T., et al. (2011)

- High speed
- Low power
- Reduced chip size
- High throughput

Background information on LDRDs

- Heterogenous Ecosystem Interconnect Design (HEID)
- Heterogeneous Integration for Parasitic Loss Reduction in RF Microsystems (HIPR-RF)

Both LDRDs accepted for funding!!





C4 Flip Chip Development (Last Summer's Work)

Controlled Collapse Chip Connection (C4) is used to connect chips by means of solder bumps partially crushed between two chip surfaces


Bonding Method	C4 FC (Controlled Collapse Chip Connect)	C2 FC (Chip Connect)	TC/LR (Local Reflow) FC	TC FC
Schematic Diagram				
Major Bump Pitch Range at Application	> 130 um	140 um ~ 60 um	80 um ~ 20 um	< 30 um

<http://electroiq.com/insights-from-leading-edge/2014/09/iftle-208-ectc-part-3-thermal-compression-bonding-stats-toray-qualcomm/>.
ECTC 2014

Initial C4-like flip chip bonding results



Standard solder bump integration




SnAg Plating Development

Experimental Variables

- Electrical Contact
 - Alligator clamp
 - Duck bill clamp with Cu foil
 - Pogo pin
- Controlling Plating Area
 - Tape
 - XP2000
- Current Density
 - 200mA/cm^2
 - 100mA/cm^2
 - 80mA/cm^2
 - 60mA/cm^2
 - 30mA/cm^2
- Height of Bumps
 - $10\mu\text{m}$
 - $45\mu\text{m}$
- Cu Seed Metal Etchants
 - 1:1 acetic acid and 30% H_2O_2
 - 30% NH_4OH + sodium chlorite


Before:



After:

51x51 array/die




- 90 μm bump diameter
- 50 μm PR height
- 40 μm bump height



Directed Study: High Density Interconnects



- Ultra-fine to fine pitch ranging from 5-100 μm

C4 solder microbumping





Gan, H., et al. (2006)

Cu pillars



Ohara, Y., et al. (2009), Hess, J. and H. Vogt (2012)

Au microbumps



Sharifi, H., et al. (2014), Yokoshima, T., et al. (2009)

Common Intermetallic Contact Materials and Interfaces

- Microbumps: Cu, Au, In
- Solders: SnPb, CuSn, SnAg
- Under Bump Metallization (UBM): Electroless-Ni, Electroless-Pd, Immersion-Au (ENEPIG), Electroless-Ni, Immersion-Au (ENIG)

Cu:

- Low CTE
- Low resistance
- High mechanical strength
- Good control of bond line thickness

E

ap

Soussan, P., et al. (2015)

Au:

- Low resistance
- No native oxide
- High ductility

Pun, K. P. L., et al. (2018).

SnPb:

- Good control of height uniformity

CuSn:

- Favorable intermetallic adhesion
- Pb-free
- Low resistance

Gan, H., et al. (2006)

SnAg:

- Pb-free
- Low melting temperature ($\sim 221^{\circ}\text{C}$)
*relative to other Pb-free alloys

In:

- Good electrical and thermal conductivity
- Low melting temperature ($\sim 156^{\circ}\text{C}$)
- High ductility


FUKUSHIMA, I., et al. (2011)

Intermetallic Compounds (IMC) Formed Between Metals

Vianco, P. T. (2018). "A Review of Interface Microstructures in Electronic Packaging Applications: Soldering Technology." *JOM* 71(1): 158-177.


Soldering Technology and Interfaces

- Wetting and spreading are improved when the flux minimizes the value of interfacial tension between liquid solder and flux
- Solid-state diffusion controls the development of IMC layers and long-term reliability of the solder interconnect
- Purity of base material can have a significant effect on the tendency of void to form at the IMC/base material interface



Coatings and Finishes

- Physical Vapor Deposition (PVD)
- Plating Processes
 - Electro- (galvanic) plating
 - Electroless (autocatalytic) plating
 - Conversion ("immersion") plating
- Thick Film Layers



ENIG and ENEPIG Bonding to Gold Bumps

Benefits of Gold and ENEPIG

Gold:

- Low electrical resistance
- No native oxide
- Biocompatible
- Can be used in harsh environments
- Low temperature

ENIG/ENEPIG:

- Low cost
- Mask-less process
- Compatibility with wide range of interconnects


Applications

Advanced circuits and systems applications

- Wafer scale integration and low pitch-dimension package scaling

Bonding of devices with higher interconnect densities and pitch

- Direct interconnects using ENIG/ENEPIG bump metallization



Rowher, L. and D. Chu (2011)









Figure 10. Plating on 9/9 μm line/space region of the COF with (a) Electrolytic Ni/Au, (b) ENEPIG, and (c) IGEPIG

Pun, K. P. L., et al. (2018).

Surface roughness/finish plating characterizations is important to the bonding mechanism of the TC bonding process


Our Process

Au to ENEPIG bonding



Bonding Parameters

- Bump height
- Bump diameter
- Joint material
- Bond pad material
- Bond pad thickness
- **Bonding temperature**
- **Bonding force**
- **Bonding time**
- Joint surface cleanliness



- Over-deformation results in excessive stress
- As bonding pressures increase, more deformation occurs
- Bond deformations occur at increasing temperatures
- Experiments at SNL to determine best bonding conditions




Figure 16. Schematic of the bond deformation
Pun, K. P. L., et al. (2018).

State of the Art – Current Emerging Technologies


Embedded Multi-die Interconnect Bridge (EMIB)

▪ Advantages:

- Acts as a localized, ultra-high density wire connection between two die assembled on a substrate
- Uses very small Si bridge die embedded as part of the substrate fabrication process (removes need for extra TSVs)
- No Si interposer, die are fabricated right on the package
- Connects multiple heterogeneous die to a single package
- Different bump layouts enabled in a single package design

▪ Disadvantages:

- EMIB process increases substrate manufacturing complexity
- Must accommodate a greater CTE mismatch between die and package



Mahajan, R., et al. (2019)




Fig. 1: P1838-compliant test interfaces for: (a) Interposer-based IC; (b) EMIB die.

Mondal, S. and K. Chakrabarty (2018)

Moisture Uptake in Plastic Ball-Grid Array ASICs





Figure 8.2.2 CSAM Images of Die Detachment and Mold Delamination

- A substantial amount of moisture weight gain was detected after Highly Accelerated Stress Testing (HAST) conditioning
- Extended bake out was suggested to remove additional moisture from HAST
- Extended bake out post-HAST greatly reduces moisture weight in packages



References

1. Banerjee, J. K. (1985). "Barreling of Solid Cylinders under Axial-Compression." *Journal of Engineering Materials and Technology-Transactions of the Asme* **107**(2): 138-144.
2. Boulanger, R., et al. (2019). "Innovative Plating for Heterogeneous Integration." *2019 International Wafer Level Packaging Conference (Iwlpc)*.
3. Braunisch, H., et al. (2011). "High-Speed Performance of Silicon Bridge Die-to-Die Interconnects." *2011 Ieee 20th Conference on Electrical Performance of Electronic Packaging and Systems (Epeps)*: 95-98.
4. Cho, K., et al. (2017). "Signal and Power Integrity (SI/PI) Analysis of Heterogeneous Integration Using Embedded Multi-die Interconnect Bridge (EMIB) Technology for High Bandwidth Memory (HBM)." *2017 Ieee Electrical Design of Advanced Packaging and Systems Symposium (Edaps)*.
5. Durgun, A. C., et al. (2019). "Electrical Performance Limits of Fine Pitch Interconnects for Heterogeneous Integration." *2019 Ieee 69th Electronic Components and Technology Conference (Ectc)*: 667-673.
6. Fukushima, T., et al. (2011). Self-Assembly Technologies with High-Precision Chip Alignment and Fine-Pitch Microbump Bonding for Advanced Die-to-Wafer 3D Integration. *2011 Ieee 61st Electronic Components and Technology Conference (Ectc)*: 2050-2055.
7. Gan, H., et al. (2006). Pb-free Micro-joints (50 μ m pitch) for the Next Generation Micro-systems: the Fabrication, Assembly and Characterization. *2006 Electronic Components and Technology Conference*: 1210-1215.
8. Goorsky, M. S., et al. (2018). "Characterization of interfacial morphology of low temperature, low pressure Au–Au thermocompression bonding." *Japanese Journal of Applied Physics* **57**(2S1).
9. Harper, C. A. (2000). Electronic packaging and interconnection handbook (Third ed.). New York, NY: McGraw-Hill.
10. Hess, J. and H. Vogt (2012). Sacrificial Ion Beam Etching Process for Seed Layer Removal of 6 μ m Pitch CuSn Micro Bumps. *IOP Conference Series: Materials Science and Engineering*. **41**.
11. Hu, D. C. (2018). "An Innovative System Integration Interconnection Technology Beyond BEOL." *2018 Ieee International Interconnect Technology Conference (Iitc)*: 126-128.
12. Jin, Y., Wang, Z., & Chen, J. (2011). Introduction to microsystem packaging technology. Boca Raton, FL: CRC Press.
13. Kim, J.-M., et al. (2009). "Impact reliability estimation of lead free solder joint with IMC layer." *Thin Solid Films* **517**(14): 4255-4259.
14. Lee, M., et al. (2014). *Packaging Technology and Design Challenge for Fine Pitch Micro-Bump Cu-Pillar and BOT (Direct Bond on Substrate-Trace) Using TCNCP (Thermal Compression with Non-Conductive Paste Underfill) Method*. APEX EXPO IPC, Las Vegas, NV.
15. Lin, J. C. and C. H. Yu (2011). Method and Structure for Adhesion of Intermetallic Compound (IMC) on Cu Pillar Bump. *United States Patent Application Publication*.
16. Mahajan, R., et al. (2019). "Embedded Multidie Interconnect Bridge—A Localized, High-Density Multichip Packaging Interconnect." *IEEE Transactions on Components, Packaging and Manufacturing Technology* **9**(10): 1952-1962.
17. Mahajan, R., et al. (2016). "Embedded Multi-Die Interconnect Bridge (EMIB) - A High Density, High Bandwidth Packaging Interconnect." *2016 Ieee 66th Electronic Components and Technology Conference (Ectc)*: 557-565.
18. McLaren, T. S. and Y. C. Lee (2000). "Modeling and evaluation criterion for thermocompression flip-chip bonding." *Ieee Transactions on Advanced Packaging* **23**(4): 652-660.
19. Milner, D. R. and G. W. Rowe (2013). "Fundamentals of Solid-Phase Welding." *Metallurgical Reviews* **7**(1): 433-480.
20. Mondal, S. and K. Chakrabarty (2018). "Pre-Assembly Testing of Interconnects in Embedded Multi-Die Interconnect Bridge (EMIB) Dies." *Proceedings of the 2018 Design, Automation & Test in Europe Conference & Exhibition (Date)*: 373-378.
21. Nurvitudhi, E., et al. (2018). "In-Package Domain-Specific ASICs for Intel (R) Stratix (R) 10 FPGAs: A Case Study of Accelerating Deep Learning Using TensorTile ASIC." *2018 28th International Conference on Field Programmable Logic and Applications (Fpl)*: 106-110.
22. Ohara, Y., et al. (2009). 10 μ m fine pitch Cu/Sn micro-bumps for 3-D super-chip stack. *2009 IEEE International Conference on 3D System Integration*: 1-6.
23. Pun, K. P. L., et al. (2018). "Demonstration of Ni-free Surface Finishing with IGEPIG for Solid-State Diffusion Bonding on Ultra-fine Pitch Chip-on-Film (COF)." *2018 Ieee 20th Electronics Packaging Technology Conference (Eptc)*: 924-931.
24. Qian, Z. G., et al. (2018). "Electrical Analysis of EMIB Packages." *2018 Ieee 27th Conference on Electrical Performance of Electronic Packaging and Systems (Epeps)*: 7-9.
25. Rowher, L. and D. Chu (2011). Thin Gold to Gold Bonding for Flip Chip Applications.
26. Sharifi, H., et al. (2014). "Demonstration of SIC Interposers with High Density and Fine Pitch Microbumps." *Proceedings of IWLPC*.
27. Smet, V., et al. (2015). Interconnection Materials, Processes and Tools for Fine-pitch Panel Assembly of Ultra-thin Glass Substrates. *2015 IEEE 65th Electronic Components and Technology Conference (Ectc)*: 475-483.
28. Soussan, P., et al. (2015). Evaluation of Sn-based Microbumping Technology for Hybrid IR Detectors, 10 μ m Pitch to 5 μ m Pitch. *2015 Electronic Components & Technology Conference*: 597-602.
29. Tanida, K., et al. (2004). "Micro Cu bump interconnection on 3D chip stacking technology." *Japanese Journal of Applied Physics Part 1-Regular Papers Brief Communications & Review Papers* **43**(4b): 2264-2270.
30. Tomada, A., et al. (2014). Flip Chip Assembly of Thin Substrates, Fine Bump Pitch, and Small Prototype Die.
31. Tylecote, R. F. (1978). "The Solid Phase Bonding Of Gold To Metals HISTORICAL AND MORE FUNDAMENTAL ASPECTS." *Gold Bulletin* **11**: 70-84.
32. Vianco, P. T. (2018). "A Review of Interface Microstructures in Electronic Packaging Applications: Soldering Technology." *Jom* **71**(1): 158-177.
33. Yokoshima, T., et al. (2009). "Formation of Au Microbump Arrays for Flip-Chip Bonding Using Electroless Au Deposition from a Non-Cyanide Plating Bath." *Transactions of The Japan Institute of Electronics Packaging* **2**(1): 109-115.
34. Yu, A., et al. (2009). Study of 15 μ m Pitch Solder Microbumps for 3D IC Integration. *2009 Electronic Components and Technology Conference*.
35. Zhang, G. G., et al. (2007). "Critical temperatures in thermocompression gold stud bonding." *Journal of Applied Physics* **102**(6).

Questions?



thank you

