




Energy-efficient stateful logic with magnetic domain walls



Sandia National Laboratories is a multimission laboratory managed and operated by National Technology & Engineering Solutions of Sandia, LLC, a wholly owned subsidiary of Honeywell International Inc., for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-NA0003525.

T. Patrick Xiao¹, Christopher H. Bennett¹, Xuan Hu², Ben Feinberg¹, Robin Jacobs-Gedrim¹, Sapan Agarwal¹, John Brunhaver³, Joseph S. Friedman², Jean Anne C. Incorvia⁴, and Matthew J. Marinella¹

Evolution of computing machinery



Inefficiencies in current systems

Communication cost




Memory access is more expensive than computation (per bit), by multiple orders of magnitude!



(1) Redesign the architecture to perform computation close to or inside memory

Static leakage power




Leakage in idle devices accounts for at least 20% of system power,¹ and prevents scaling CMOS to low voltages



(2) Perform computation using non-volatile memory devices

¹F. Tachibana, et al. IEEE Journal of Solid-State Circuits 49, 118-26 (2014).


Magnetic memory (MRAM): based on the magnetic tunnel junction (MTJ)



Written by:

- Ampere's law
- Spin transfer torque (STT)
- Spin orbit torque (SOT)


Magnetic memory (MRAM): based on the magnetic tunnel junction (MTJ)



Written by:

- Ampere's law
- Spin transfer torque (STT)
- Spin orbit torque (SOT)

Domain wall MTJ device



'1' (P) $\rightarrow$ '0' (AP)




Read:




Read & reset:

'0' (AP) $\rightarrow$ '1' (P)




A single domain wall device implements any elementary logic gate




Current in : Current out $\rightarrow$ *Cascadable*

A	B	DW state
0	0	P (1)
1	0	P (1)
0	1	P (1)
1	1	AP (0)






A single domain wall device implements any elementary logic gate




Current in : Current out $\rightarrow$ *Cascadable*

A	B	DW state
0	0	P (1)
1	0	P (1)
0	1	P (1)
1	1	AP (0)




Experimental demonstration and modeling

Electrical control of perpendicular anisotropy domain wall MTJs




Courtesy of Jean Anne Incorvia

Micromagnetics simulation




SPICE model




J. A. Currivan-Incorvia et al, *IEEE Magnetics Letters* 2012
J. A. Currivan-Incorvia, et al. *Nature Comm* 2016

X. Hu et al, *IEEE Trans Elec Dev* 2019

Cascaded logic using clocked domain wall devices




Clock phase 1:
receive input & compute
State: '1' (P) → '0' (AP)




DW NAND gate

Clock phase 2:
standby
State: '0' (AP)



DW NAND gate


Clock phase 3:
transmit & reset
State: '0' (AP) → '1' (P)




DW NAND gate

Domain wall devices serve double duty as processing elements and non-volatile data buffers

Micro-pipelined domain wall logic



Pipelined CMOS processor




Bit-level micro-pipelining enables high-throughput arithmetic operations

32-bit operands

...

0	0	0
1	1	1
2	2	2
...	...	...
29	29	29
30	30	30
31	31	31



32-bit sums

0	0	0
1	1	1
2	2	2
...	...	...
29	29	29
30	30	30
31	31	31

...

32-bit ripple carry adder


Delay per add: 32 cycles

Throughput: 1 sum / cycle = 1 sum / 3 gate delays

Bit-level micro-pipelining enables high-throughput arithmetic operations

32-bit operands

32-bit outputs




Chain of arithmetic operations (e.g. matrix multiplication)

Delay per operation: X cycles

Throughput: 1 output / 3 gate delays

Domain wall logic dynamic energy consumption can surpass scaled CMOS






32-bit adder performance comparison

	CMOS HP	CMOS LV	DW-MTJ $v_{DW} \sim 15$ m/s
Latency	0.43 ns	4.2 ns	495 ns
Throughput [10^9 Op/s]	2.4	0.24	0.07

The more complex and regular the computation, the greater the benefit in throughput from micro-pipelining


Robust to process variations and high temperature



Higher TMR → Higher current On/Off ratio
 → Higher robustness to noise/variations


Systolic matrix multiplication

$$y = \mathbf{W}\mathbf{x}$$




Systolic matrix multiplication

$$y_A = \mathbf{W}x_A$$



Systolic matrix multiplication

$$y_A = \mathbf{W}x_A$$
$$y_B = \mathbf{W}x_B$$




Systolic matrix multiplication

$$y_A = \mathbf{W}x_A$$

$$y_B = \mathbf{W}x_B$$

$$y_C = \mathbf{W}x_C$$




Micro-pipelined systolic matrix multiplication


$$y_A = \mathbf{W}x_A$$

$$y_B = \mathbf{W}x_B$$

$$y_C = \mathbf{W}x_C$$


$$\vdots$$


input broadcast




partial sum
accumulation

Systolic matrix multiplication in a domain wall processor



Domain-wall multiply-accumulate (MAC) unit



- Steady state energy consumption per cycle: **16.9 fJ / MAC** (4-bit)
- Scaled to 8-bit multiplier, 32-bit adder: **67.6 fJ / MAC** (8-bit)

SOT MTJ

$$J_{th} = 2.4 \times 10^{10} \text{ A/m}^2$$


$$V_{CLK} = 12.5 \text{ mV}$$

$$T = 15 \text{ ns}$$



$$L = 120 \text{ nm}$$

Domain-wall multiply-accumulate (MAC) unit


SOT MTJ
 $J_{th} = 2.4 \times 10^{10} \text{ A/m}^2$
 $V_{CLK} = 12.5 \text{ mV}$
 $T = 15 \text{ ns}$
 $L = 120 \text{ nm}$



$$z = wx + y$$



Speed requirements



The throughput target of any compute application can be directly translated to a material / device requirement:

Google TPUv1 (28nm)

256 × 256 systolic CMOS 8-bit MAC array
at 700 MHz

Peak throughput = $2 \times 256 \times 256 \times 700$ MHz
= **92 TeraOps/s**

Domain wall processor

256 × 256 micro-pipelined DW array


Peak throughput = $2 \times 256 \times 256 / (3 \times \text{gate delay})$

Assume $L_{\text{eff,track}} = 75$ nm
To match CMOS peak throughput, need


DW velocity $v_{\text{DW}} > \mathbf{158 \text{ m/s}}$

For better efficiency, co-design domain wall processing with memory structure

32-bit operands



32-bit outputs



32b carry save
array multiplier

32b carry
ripple adder

Magnetic memory array

Conclusions

- Domain walls implement a form of stateful logic that enables **micro-pipelining**
 - Well suited to **large, regular computations** (e.g. matrix multiplication)
 - Unlike CMOS, **throughput is independent of complexity** of operation and depends directly on device properties
 - Non-volatile: mitigate leakage
 - Logic can be closely co-integrated with digital memory, or can be organized as analog compute-in-memory arrays

Conclusions

- Domain walls implement a form of stateful logic that enables **micro-pipelining**
 - Well suited to **large, regular computations** (e.g. matrix multiplication)
 - Unlike CMOS, **throughput is independent of complexity** of operation and depends directly on device properties
 - Non-volatile: mitigate leakage
 - Logic can be closely co-integrated with digital memory, or can be organized as analog compute-in-memory arrays

Thank you!

+ others



Dr. Chris Bennett
Sandia National Labs



Dr. Ben Feinberg
Sandia National Labs




Xuan Hu
UT Dallas



Prof. Joseph Friedman
UT Dallas



Prof. Jean Anne Incorvia
UT Austin



Dr. Matt Marinella
Sandia National Labs